Cargando…
Three Generations of FPGA DAQ Development for the ATLAS Pixel Detector
The Large Hadron Collider (LHC) at the European Center for Nuclear Research (CERN) tracks a schedule of long physics runs, followed by periods of inactivity known as Long Shutdowns (LS). During these LS phases both the LHC, and the experiments around its ring, undergo maintenance and upgrades. For t...
Autor principal: | Mayer, Joseph Anthony |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2198312 |
Ejemplares similares
-
Overview and future developments of the FPGA-based DAQ of COMPASS
por: Bai, Y, et al.
Publicado: (2016) -
Upgrade of the YARR DAQ system for the ATLAS Phase-II pixel detector readout chip
por: Whallon, Nikola Lazar, et al.
Publicado: (2018) -
FPGA Design Upgrades for the ATLAS Pixel Readout System in the Large Hadron Collider
por: Roychoudhury, Sanjukta
Publicado: (2023) -
The DAQ and Control System for the CMS Phase-1 Pixel Detector
por: The Tracker Group of the CMS Collaboration
Publicado: (2019) -
Pixel CCD Rasnik DAQ
por: Hashemi, K S
Publicado: (1997)