Cargando…

Selection of SiGe foundry

Detalles Bibliográficos
Autor principal:	de La Taille, C.
Formato:	info:eu-repo/semantics/article
Lenguaje:	eng
Publicado:	2016
Materias:	Detectors and Experimental Techniques 4: Micro-electronics and interconnections
Acceso en línea:	http://cds.cern.ch/record/2201593

Ejemplares similares

BICMOS SiGe engineering run
por: Seguin-Moreau, N.
Publicado: (2018)

Test report of deliverable D4.2
por: De la Taille, Christophe
Publicado: (2019)

Final design review of 130nm ASICs
por: De la Taille, Christophe
Publicado: (2017)

ALTIROC0, a 20 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)
por: de la Taille, C., et al.
Publicado: (2018)

SiPM with Nal/BGO Scintillators approach as Compton Suppressors for FIPPS
por: Ayala Fernandez, Paola
Publicado: (2017)

Selection of TSV process
por: Re, V.
Publicado: (2016)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades
por: Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Traversi, Gianluca
Publicado: (2018)

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor
por: Gaioni, L., et al.
Publicado: (2019)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Architectural review of deliverable chips in 65nm run
por: Re, V.
Publicado: (2016)

Test report of deliverable D4.1
por: Re, Valerio
Publicado: (2019)

3D integration and silicon pixel detectors
por: Re, Valerio
Publicado: (2019)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Through silicon vias production
por: Re, Valerio
Publicado: (2019)

Test report of deliverable D4.3
por: Re, Valerio
Publicado: (2020)

Final design review of deliverable D4.3 (TSV in 65nm)
por: Re, Valerio
Publicado: (2017)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Radiation damage of SiGe HBT Technologies at different bias configurations
por: Ullán, M, et al.
Publicado: (2008)

Evaluation of Two SiGe HBT Technologies for the ATLAS sLHC Upgrade
por: Ullán, M
Publicado: (2008)

LAPAS: A SiGe Front End Prototype for the Upgraded ATLAS LAr
por: Rescia, S, et al.
Publicado: (2009)

LAPAS: A SiGe Front End Prototype for the Upgraded ATLAS LAr Calorimeter
por: Dressnandt, N, et al.
Publicado: (2009)

100ps time resolution with thin silicon pixel detectors and a SiGe HBT amplifier
por: Benoit, Mathieu, et al.
Publicado: (2015)

A Prototype Front-End Readout Chip for Silicon Microstrip Detectors Using an Advanced SiGe Technology
por: Grillo, A A, et al.
Publicado: (2009)

Efficiency and time resolution of monolithic silicon pixel detectors in SiGe BiCMOS technology
por: Iacobucci, G., et al.
Publicado: (2021)

Atomistic Insights into Ultrafast SiGe Nanoprocessing
por: Calogero, Gaetano, et al.
Publicado: (2023)

Spin independence of the strongly enhanced effective mass in ultra-clean SiGe/Si/SiGe two-dimensional electron system
por: Melnikov, M. Yu., et al.
Publicado: (2023)

Time resolution and power consumption of a monolithic silicon pixel prototype in SiGe BiCMOS technology
por: Paolozzi, L., et al.
Publicado: (2020)

Strained MOSFETs on ordered SiGe dots
por: Cervenka, Johann, et al.
Publicado: (2011)

Development of a new front-end electronics in Si and SiGe technology for the Resistive Plate Chamber (RPC) detector for high-rate experiments
por: Pizzimento, L., et al.
Publicado: (2018)

Poly-SiGe for MEMS-above-CMOS sensors
por: Gonzalez Ruiz, Pilar, et al.
Publicado: (2014)

Broadband Ge/SiGe quantum dot photodetector on pseudosubstrate
por: Yakimov, Andrew, et al.
Publicado: (2013)

High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET and CMOS Inverter: Comparison of Si and SiGe FinFET
por: Yao, Yi-Ju, et al.
Publicado: (2023)

Microwave Annealing for NiSiGe Schottky Junction on SiGe P-Channel
por: Lin, Yu-Hsien, et al.
Publicado: (2015)

Enhancing the Coherent Phonon Transport in SiGe Nanowires with Dense Si/Ge Interfaces
por: Cheng, Yajuan, et al.
Publicado: (2022)

Formation of Nanopits in Si Capping Layers on SiGe Quantum Dots
por: Cui, Jian, et al.
Publicado: (2010)

Dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM read-out
por: de La Taille, C
Publicado: (2008)

SiGe-based re-engineering of electronic warfare subsystems
por: Lambrechts, Wynand, et al.
Publicado: (2017)

Cannot write session to /tmp/vufind_sessions/sess_aroum1ommasqm1s89ms82p9ni0