Cargando…
Optimization on fixed low latency implementation of GBT protocol in FPGA
In the upgrade of ATLAS experiment [1], the front-end electronics components are subjected to a large radiation background. Meanwhile high speed optical links are required for the data transmission between the on-detector and off-detector electronics. The GBT architecture and the Versatile Link (VL)...
Autores principales: | Chen, Kai, Chen, Hucheng, Wu, Weihao, Xu, Hao, Yao, Lin |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/12/07/P07011 http://cds.cern.ch/record/2211961 |
Ejemplares similares
-
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010) -
New slow-control FPGA IP for GBT based system and status update of the GBT-FPGA project
por: Mendez, Julian Maxime, et al.
Publicado: (2018) -
The GBT-FPGA core: features and challenges
por: Barros Marin, M, et al.
Publicado: (2015) -
New LpGBT-FPGA IP: Simulation model and first implementation
por: Mendez, Julian Maxime, et al.
Publicado: (2019) -
GBT link testing and performance measurement on PCIe40 and AMC40 custom design FPGA boards
por: Mitra, Jubin, et al.
Publicado: (2016)