Cargando…
Digital Power Consumption Estimations for CHIPIX65 Pixel Readout Chip
New hybrid pixel detectors with improved resolution capable of dealing with hit rates up to 3 GHz/cm2 will be required for future High Energy Physics experiments in the Large Hadron Collider (LHC) at CERN. Given this, the RD53 collaboration works on the design of the next generation pixel readout ch...
Autor principal: | Marcotulli, Andrea |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2217881 |
Ejemplares similares
-
Readout Architecture for Hybrid Pixel Readout Chips
por: Poikela, Tuomas Sakari
Publicado: (2015) -
Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017) -
Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018) -
Algorithms for Threshold Dispersion Minimization of the CHIPIX65 Asynchronous Front-End
por: Sonzogni, Mauro, et al.
Publicado: (2019) -
Design and Verification of Digital Architecture of 65K Pixel Readout Chip for High-Energy Physics
por: Poikela, Tuomas
Publicado: (2010)