Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade

In Run 3, the ATLAS Level-1 Calorimeter Trigger will be augmented by an Electron Feature Extractor (eFEX), to identify isolated e/g and t particles, and a Jet Feature Extractor (jFEX), to identify energetic jets and calculate various local energy sums. Each module accommodates more than 420 differen...

Descripción completa

Detalles Bibliográficos
Autor principal: Qian, Weiming
Lenguaje:eng
Publicado: 2016
Materias:
Particle Physics - Experiment
Acceso en línea:http://cds.cern.ch/record/2239952
_version_ 1780952992598458368
author Qian, Weiming
author_facet Qian, Weiming
author_sort Qian, Weiming
collection CERN
description In Run 3, the ATLAS Level-1 Calorimeter Trigger will be augmented by an Electron Feature Extractor (eFEX), to identify isolated e/g and t particles, and a Jet Feature Extractor (jFEX), to identify energetic jets and calculate various local energy sums. Each module accommodates more than 420 differential signals that can operate at up to 12.8 Gb/s, some routed over 20 cm between FPGAs. Presented here are the module designs, the processes that have been adopted to meet the challenges associated with multi-Gb/s PCB design, and the results of tests that characterise the performance of these modules.
id cern-2239952
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2016
record_format invenio
spelling cern-22399522019-09-30T06:29:59Zhttp://cds.cern.ch/record/2239952engQian, WeimingDesign and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I UpgradeParticle Physics - ExperimentIn Run 3, the ATLAS Level-1 Calorimeter Trigger will be augmented by an Electron Feature Extractor (eFEX), to identify isolated e/g and t particles, and a Jet Feature Extractor (jFEX), to identify energetic jets and calculate various local energy sums. Each module accommodates more than 420 differential signals that can operate at up to 12.8 Gb/s, some routed over 20 cm between FPGAs. Presented here are the module designs, the processes that have been adopted to meet the challenges associated with multi-Gb/s PCB design, and the results of tests that characterise the performance of these modules.ATL-DAQ-SLIDE-2016-911oai:cds.cern.ch:22399522016-12-29
spellingShingle Particle Physics - Experiment
Qian, Weiming
Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title_full Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title_fullStr Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title_full_unstemmed Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title_short Design and test performance of the ATLAS Feature Extractor trigger boards for the Phase-I Upgrade
title_sort design and test performance of the atlas feature extractor trigger boards for the phase-i upgrade
topic Particle Physics - Experiment
url http://cds.cern.ch/record/2239952
work_keys_str_mv AT qianweiming designandtestperformanceoftheatlasfeatureextractortriggerboardsforthephaseiupgrade

Ejemplares similares