Cargando…
Automatic analog IC sizing and optimization constrained with PVT corners and layout effects
This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the c...
Autores principales: | Lourenço, Nuno, Martins, Ricardo, Horta, Nuno |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2017
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1007/978-3-319-42037-0 http://cds.cern.ch/record/2240400 |
Ejemplares similares
-
Generating Analog IC Layouts with LAYGEN II
por: Martins, Ricardo M F, et al.
Publicado: (2013) -
Aida-CMK multi-algorithm optimization kernel applied to analog IC sizing
por: Lourenço, Ricardo, et al.
Publicado: (2015) -
Analog integrated circuit design automation: placement, routing and parasitic extraction techniques
por: Martins, Ricardo, et al.
Publicado: (2017) -
Electronic design automation of analog ICs combining gradient models with multi-objective evolutionary algorithms
por: Rocha, Frederico AE, et al.
Publicado: (2013) -
CMOS IC Layout: Concepts, Methodologies, and Tools
por: Clein, Dan
Publicado: (1999)