Cargando…
Radiation Tolerant Design with 0.18-micron CMOS Technology
This thesis discusse s th e issues r elated to the us e of enclosed-gate layou t trans isto rs and guard rings in a 0.18 μ m CMOS technology in order to im prove the radiation tolerance of ASICs. The thin gate oxides of subm icron technologies ar e inherently m ore radiation tole r...
Autor principal: | Chen, Li |
---|---|
Lenguaje: | eng |
Publicado: |
2017
|
Acceso en línea: | http://cds.cern.ch/record/2241167 |
Ejemplares similares
-
Designing a Ring-VCO for RFID Transponders in 0.18 μm CMOS Process
por: Jalil, Jubayer, et al.
Publicado: (2014) -
A Biosensor-CMOS Platform and Integrated Readout Circuit in 0.18-μm CMOS Technology for Cancer Biomarker Detection
por: Alhoshany, Abdulaziz, et al.
Publicado: (2017) -
Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process
por: Rahman, Labonnah Farzana, et al.
Publicado: (2014) -
A large dynamic range radiation tolerant analog memory in a quarter micron CMOS technology
por: Anelli, G, et al.
Publicado: (2000) -
A large dynamic range radiation-tolerant analog memory in a quarter- micron CMOS technology
por: Anelli, G, et al.
Publicado: (2001)