Cargando…

Final design review of 130nm ASICs

Detalles Bibliográficos
Autor principal:	De la Taille, Christophe
Formato:	info:eu-repo/semantics/article
Lenguaje:	eng
Publicado:	2017
Materias:	Detectors and Experimental Techniques 4: Micro-electronics and interconnections
Acceso en línea:	http://cds.cern.ch/record/2289736

Ejemplares similares

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Final design review of deliverable D4.3 (TSV in 65nm)
por: Re, Valerio
Publicado: (2017)

ALTIROC0, a 20 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)
por: de la Taille, C., et al.
Publicado: (2018)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Test report of deliverable D4.2
por: De la Taille, Christophe
Publicado: (2019)

Architectural review of deliverable chips in 65nm run
por: Re, V.
Publicado: (2016)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Selection of SiGe foundry
por: de La Taille, C.
Publicado: (2016)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades
por: Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Traversi, Gianluca
Publicado: (2018)

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor
por: Gaioni, L., et al.
Publicado: (2019)

SiPM with Nal/BGO Scintillators approach as Compton Suppressors for FIPPS
por: Ayala Fernandez, Paola
Publicado: (2017)

Test report of deliverable D4.1
por: Re, Valerio
Publicado: (2019)

3D integration and silicon pixel detectors
por: Re, Valerio
Publicado: (2019)

Through silicon vias production
por: Re, Valerio
Publicado: (2019)

Test report of deliverable D4.3
por: Re, Valerio
Publicado: (2020)

Selection of TSV process
por: Re, V.
Publicado: (2016)

BICMOS SiGe engineering run
por: Seguin-Moreau, N.
Publicado: (2018)

Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010)

A 130 nm ASIC prototype for the NA62 Gigatracker readout
por: Dellacasa, G, et al.
Publicado: (2011)

Radiation hardness studies of a 130 nm Silicon Germanium BiCMOS technology with a dedicated ASIC
por: Díez, S, et al.
Publicado: (2009)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

PMm2 ASIC: PARISROC
por: MArtin-Chassard, G, et al.
Publicado: (2008)

AVAILABILITY OF WAFERS OF ASIC ELECTRONICS
por: Valerio, Re
Publicado: (2012)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

QUALIFICATION OF ASIC AND SENSORS FOR 3D INTERCONNECTION
por: Re, Valerio
Publicado: (2013)

Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC
por: Casanova, R
Publicado: (2015)

SKIROC2_CMS an ASIC for testing CMS HGCAL
por: Borg, J, et al.
Publicado: (2017)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2020)

Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

Measurement of Radiation Damage to 130nm Hybrid Pixel Detector Readout Chips
por: Plackett, R, et al.
Publicado: (2009)

A 65 nm Data Concentration ASIC for the CMS Outer Tracker Detector Upgrade at HL-LHC
por: Nodari, Benedetta, et al.
Publicado: (2018)

MPA-SSA, design and test of a 65nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019)

MPA-SSA, design and test of a 65 nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019)

Short-Strip ASIC (SSA): A 65nm silicon-strip readout ASIC for the Pixel-Strip (PS) module of the CMS Outer Tracker detector upgrade at HL-LHC
por: Caratelli, Alessandro, et al.
Publicado: (2018)

Characterization of the MPA prototype, a 65 nm pixel readout ASIC with on-chip quick transverse momentum discrimination capabilities
por: Ceresa, Davide, et al.
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_sgm2fs2qots92a26vmbfbbcod6