Cargando…

The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter

We present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features...

Descripción completa

Detalles Bibliográficos
Autores principales: Büchele, M., Fischer, H., Herrmann, F., Schaffer, C.
Lenguaje:eng
Publicado: 2017
Materias:
Acceso en línea:https://dx.doi.org/10.1088/1748-0221/12/02/C02006
http://cds.cern.ch/record/2291337
_version_ 1780956386750889984
author Büchele, M.
Fischer, H.
Herrmann, F.
Schaffer, C.
author_facet Büchele, M.
Fischer, H.
Herrmann, F.
Schaffer, C.
author_sort Büchele, M.
collection CERN
description We present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features a SFP+ transceiver for data output and an optional multi-channel optical transceiver slot to interconnect with up to seven boards though a star topology. This novel approach makes it possible to read out up to eight boards yielding 3072 input channels via a single optical fiber at a bandwidth of 6.6 Gb/s.
id cern-2291337
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2017
record_format invenio
spelling cern-22913372021-05-03T20:25:30Zdoi:10.1088/1748-0221/12/02/C02006http://cds.cern.ch/record/2291337engBüchele, M.Fischer, H.Herrmann, F.Schaffer, C.The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converterhep-exParticle Physics - Experimentphysics.ins-detDetectors and Experimental TechniquesWe present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features a SFP+ transceiver for data output and an optional multi-channel optical transceiver slot to interconnect with up to seven boards though a star topology. This novel approach makes it possible to read out up to eight boards yielding 3072 input channels via a single optical fiber at a bandwidth of 6.6 Gb/s.We present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features a SFP+ transceiver for data output and an optional multi-channel optical transceiver slot to interconnect with up to seven boards though a star topology. This novel approach makes it possible to read out up to eight boards yielding 3072 input channels via a single optical fiber at a bandwidth of 6.6 Gb/s.arXiv:1702.06713oai:cds.cern.ch:22913372017-02-22
spellingShingle hep-ex
Particle Physics - Experiment
physics.ins-det
Detectors and Experimental Techniques
Büchele, M.
Fischer, H.
Herrmann, F.
Schaffer, C.
The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title_full The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title_fullStr The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title_full_unstemmed The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title_short The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter
title_sort aragorn front-end—an fpga based implementation of a time-to-digital converter
topic hep-ex
Particle Physics - Experiment
physics.ins-det
Detectors and Experimental Techniques
url https://dx.doi.org/10.1088/1748-0221/12/02/C02006
http://cds.cern.ch/record/2291337
work_keys_str_mv AT buchelem thearagornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT fischerh thearagornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT herrmannf thearagornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT schafferc thearagornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT buchelem aragornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT fischerh aragornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT herrmannf aragornfrontendanfpgabasedimplementationofatimetodigitalconverter
AT schafferc aragornfrontendanfpgabasedimplementationofatimetodigitalconverter