Cargando…

Digital design: basic concepts and principles

DATA TYPE AND REPRESENTATIONS Positional Number Systems Number System Conversion Negative Numbers Binary Arithmetic Unconventional Number System Binary Codes Error Detecting and Correcting Codes CAD System BOOLEAN ALGEBRA Logic Operations Logic Functions from Truth Tables Boolean Algebra...

Descripción completa

Detalles Bibliográficos
Autores principales: Karim, Mohammad A, Chen, Xinghao
Lenguaje:eng
Publicado: CRC Press 2007
Materias:
Acceso en línea:http://cds.cern.ch/record/2295399
_version_ 1780956678113460224
author Karim, Mohammad A
Chen, Xinghao
author_facet Karim, Mohammad A
Chen, Xinghao
author_sort Karim, Mohammad A
collection CERN
description DATA TYPE AND REPRESENTATIONS Positional Number Systems Number System Conversion Negative Numbers Binary Arithmetic Unconventional Number System Binary Codes Error Detecting and Correcting Codes CAD System BOOLEAN ALGEBRA Logic Operations Logic Functions from Truth Tables Boolean Algebra MINIMIZATION OF LOGIC FUNCTIONS Karnaugh Map Incompletely Specified Functions in K-Map K-Maps for Product-of-sum Form of Functions Map-entered Variables Hazards Single-output Q-M Tabular Reduction Multiple-output Q-M Tabular reduction                               LOGIC FUNCTION IMPLEMENTATION Introduction Functionally Complete Operation Sets NAND-only and NOR-only Implementations Function Implementation Using XOR and XNOR Logic Circuit Implementation Using Gate Arrays Logic Function Implementation Using Multiplexers Logic Function Implementation Using Demultiplexers andecoders Logic Function Implementation Using ROM Logic Function Implementation Using PLD Logic Function Implementation Using Threshold Logic Logic Function Implementation Using Transmission Gates INTRODUCTION TO VHDL VHDL Programming Environment Structural VHDL Functional VHDL Behavioral VHDL Hierarchical VHDL Logic Circuit Synthesis with Xilinx WebPACK ISE Project Navigator Simulation of Timing Characteristics Logic Circuit Implementation with FPGA Device DESIGN OF MODULAR COMBINATORIAL COMPONENTS Introduction Special-purpose Decoders and Encoders Code Converters Error-detecting and Error-correcting Circuits Binary Arithmetic Binary Subtraction High-Speed Addition BCD Arithmetic Comparators Combinatorial Circuit Design Using VHDL Arithmetic Logic Unit ALU Design Using VHDL SEQUENTIAL LOGIC ELEMENTS Latches Set-Reset Flip-Flop JK Flip-Flop Master-Slave Flip-Flop Edge-Triggered Flip-Flop Delay and Trigger Flip-Flop Monostable Flip-Flop Design of Sequential Elements Using VHDL Sequential Circuits SYNCHRONOUS SEQUENTIAL CIRCUITS Formalism Mealy and Moore Models Analysis of Sequential Circuits Equivalent States Incompletely Specified Sequential Circuits State Assignments Design Algorithm Synchronous Sequential Circuit Implementation Using VHDL MODULAR SEQUENTIAL COMPONENTS Synchronous Counters Registers Shift Registers as Counters Counter and Register Applications RTL Registers and Counters Using VHDL SEQUENTIAL ARITHMETIC Serial Adder/Subtracter Serial-Parallel Multiplication Fast Multiplication Implementation of Sequential Arithmetic in VHDL ASYNCHRONOUS SEQUENTIAL CIRCUITS Pulse Mode Circuits Fundamental Mode Circuits Cycles, Races, and Hazards Fundamental Mode Outputs INTRODUCTION TO TESTABILITY Controllability and Observability Deterministic Testability versus Random Testability Test of Integrated Circuits Fault Models Test Sets and Test Generation Topology-based Testability Analysis Simulation-based Testability Analysis Fault Analysis and Fault-based Testability Analysis Testability Matrices Design-for-Testability.
id cern-2295399
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2007
publisher CRC Press
record_format invenio
spelling cern-22953992021-04-21T19:00:25Zhttp://cds.cern.ch/record/2295399engKarim, Mohammad AChen, XinghaoDigital design: basic concepts and principlesEngineeringDATA TYPE AND REPRESENTATIONS Positional Number Systems Number System Conversion Negative Numbers Binary Arithmetic Unconventional Number System Binary Codes Error Detecting and Correcting Codes CAD System BOOLEAN ALGEBRA Logic Operations Logic Functions from Truth Tables Boolean Algebra MINIMIZATION OF LOGIC FUNCTIONS Karnaugh Map Incompletely Specified Functions in K-Map K-Maps for Product-of-sum Form of Functions Map-entered Variables Hazards Single-output Q-M Tabular Reduction Multiple-output Q-M Tabular reduction                               LOGIC FUNCTION IMPLEMENTATION Introduction Functionally Complete Operation Sets NAND-only and NOR-only Implementations Function Implementation Using XOR and XNOR Logic Circuit Implementation Using Gate Arrays Logic Function Implementation Using Multiplexers Logic Function Implementation Using Demultiplexers andecoders Logic Function Implementation Using ROM Logic Function Implementation Using PLD Logic Function Implementation Using Threshold Logic Logic Function Implementation Using Transmission Gates INTRODUCTION TO VHDL VHDL Programming Environment Structural VHDL Functional VHDL Behavioral VHDL Hierarchical VHDL Logic Circuit Synthesis with Xilinx WebPACK ISE Project Navigator Simulation of Timing Characteristics Logic Circuit Implementation with FPGA Device DESIGN OF MODULAR COMBINATORIAL COMPONENTS Introduction Special-purpose Decoders and Encoders Code Converters Error-detecting and Error-correcting Circuits Binary Arithmetic Binary Subtraction High-Speed Addition BCD Arithmetic Comparators Combinatorial Circuit Design Using VHDL Arithmetic Logic Unit ALU Design Using VHDL SEQUENTIAL LOGIC ELEMENTS Latches Set-Reset Flip-Flop JK Flip-Flop Master-Slave Flip-Flop Edge-Triggered Flip-Flop Delay and Trigger Flip-Flop Monostable Flip-Flop Design of Sequential Elements Using VHDL Sequential Circuits SYNCHRONOUS SEQUENTIAL CIRCUITS Formalism Mealy and Moore Models Analysis of Sequential Circuits Equivalent States Incompletely Specified Sequential Circuits State Assignments Design Algorithm Synchronous Sequential Circuit Implementation Using VHDL MODULAR SEQUENTIAL COMPONENTS Synchronous Counters Registers Shift Registers as Counters Counter and Register Applications RTL Registers and Counters Using VHDL SEQUENTIAL ARITHMETIC Serial Adder/Subtracter Serial-Parallel Multiplication Fast Multiplication Implementation of Sequential Arithmetic in VHDL ASYNCHRONOUS SEQUENTIAL CIRCUITS Pulse Mode Circuits Fundamental Mode Circuits Cycles, Races, and Hazards Fundamental Mode Outputs INTRODUCTION TO TESTABILITY Controllability and Observability Deterministic Testability versus Random Testability Test of Integrated Circuits Fault Models Test Sets and Test Generation Topology-based Testability Analysis Simulation-based Testability Analysis Fault Analysis and Fault-based Testability Analysis Testability Matrices Design-for-Testability.CRC Pressoai:cds.cern.ch:22953992007
spellingShingle Engineering
Karim, Mohammad A
Chen, Xinghao
Digital design: basic concepts and principles
title Digital design: basic concepts and principles
title_full Digital design: basic concepts and principles
title_fullStr Digital design: basic concepts and principles
title_full_unstemmed Digital design: basic concepts and principles
title_short Digital design: basic concepts and principles
title_sort digital design: basic concepts and principles
topic Engineering
url http://cds.cern.ch/record/2295399
work_keys_str_mv AT karimmohammada digitaldesignbasicconceptsandprinciples
AT chenxinghao digitaldesignbasicconceptsandprinciples