Cargando…
Verilog HDL: digital design and modeling
PREFACE INTRODUCTION History of HDL Verilog HDL IEEE Standard Features Assertion Levels OVERVIEW Design Methodologies Modulo-16 Synchronous Counter Four-Bit Ripple Adder Modules and Ports Designing a Test Bench for Simulation Construct Definitions Introduction t...
| Autor principal: | |
|---|---|
| Lenguaje: | eng |
| Publicado: |
CRC Press
2007
|
| Materias: | |
| Acceso en línea: | http://cds.cern.ch/record/2295403 |