Cargando…
Resource efficient LDPC decoders: from algorithms to hardware architectures
Autores principales: | Chandrasetty, Vikram Arkalgud, Aziz, Sayed Mahfuzul |
---|---|
Lenguaje: | eng |
Publicado: |
Elsevier Science
2017
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2303912 |
Ejemplares similares
-
An LDPC Decoder Architecture for Wireless Sensor Network Applications
por: Giancarlo Biroli, Andrea Dario, et al.
Publicado: (2012) -
Fuzzy hardware: architectures and applications
por: Langholz, Gideon, et al.
Publicado: (1998) -
Introduction to computer systems architecture-hardware
por: Sumner, F H
Publicado: (1974) -
Fault tolerant architectures for cryptography and hardware security
por: PATRANABIS, Sikhar, et al.
Publicado: (2018) -
Adapting algorithms to massively parallel hardware
por: Sioulas, Panagiotis
Publicado: (2016)