Cargando…

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades

Detalles Bibliográficos
Autor principal:	Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Traversi, Gianluca
Formato:	info:eu-repo/semantics/article
Lenguaje:	eng
Publicado:	2018
Materias:	Detectors and Experimental Techniques 4: Micro-electronics and interconnections
Acceso en línea:	http://cds.cern.ch/record/2319211

Ejemplares similares

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor
por: Gaioni, L., et al.
Publicado: (2019)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Algorithms for Threshold Dispersion Minimization of the CHIPIX65 Asynchronous Front-End
por: Sonzogni, Mauro, et al.
Publicado: (2019)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

An asynchronous front-end channel for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2016)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Final design review of deliverable D4.3 (TSV in 65nm)
por: Re, Valerio
Publicado: (2017)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Architectural review of deliverable chips in 65nm run
por: Re, V.
Publicado: (2016)

Test report of deliverable D4.1
por: Re, Valerio
Publicado: (2019)

3D integration and silicon pixel detectors
por: Re, Valerio
Publicado: (2019)

Through silicon vias production
por: Re, Valerio
Publicado: (2019)

Test report of deliverable D4.3
por: Re, Valerio
Publicado: (2020)

Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017)

Selection of TSV process
por: Re, V.
Publicado: (2016)

Test report of deliverable D4.2
por: De la Taille, Christophe
Publicado: (2019)

SiPM with Nal/BGO Scintillators approach as Compton Suppressors for FIPPS
por: Ayala Fernandez, Paola
Publicado: (2017)

Final design review of 130nm ASICs
por: De la Taille, Christophe
Publicado: (2017)

Selection of SiGe foundry
por: de La Taille, C.
Publicado: (2016)

ALTIROC0, a 20 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)
por: de la Taille, C., et al.
Publicado: (2018)

BICMOS SiGe engineering run
por: Seguin-Moreau, N.
Publicado: (2018)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

Macro Pixel ASIC (MPA): The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2014)

0.13 $\mu$m CMOS technologies for Analog Front-end Circuits in LHC detector upgrades
por: Manghisoni, Massimo, et al.
Publicado: (2005)

Design of low-power, low-voltage, differential I/O links for High Energy Physics applications
por: Traversi, G, et al.
Publicado: (2015)

Digital Power Consumption Estimations for CHIPIX65 Pixel Readout Chip
por: Marcotulli, Andrea
Publicado: (2016)

Low-power clock distribution circuits for the Macro Pixel ASIC
por: Gaioni, L, et al.
Publicado: (2015)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors
por: Gaioni, L, et al.
Publicado: (2008)

Experience with 3D integration technologies in the framework of the ATLAS pixel detector upgrade for the HL-LHC
por: Aruntinov, D, et al.
Publicado: (2013)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Test results of the first 3D-IC prototype chip developed in the framework of HL-LHC/ATLAS hybrid pixel upgrade
por: Pangaud, P, et al.
Publicado: (2014)

Cannot write session to /tmp/vufind_sessions/sess_vru760l5r64kpqcv42gkej3toj