Cargando…
A VME RISC processor farm for third level triggering
Autores principales: | Duval, P Y, Geralis, T, Montanet, François, Bee, C P, Sacks, L |
---|---|
Lenguaje: | eng |
Publicado: |
1992
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/246221 |
Ejemplares similares
-
SCI with DSPs and RISC Processors for LHC 2nd Level Triggering
por: Clarke, P E L, et al.
Publicado: (1994) -
A new VME trigger processor for the NA57 experiment
por: Antinori, Federico, et al.
Publicado: (1997) -
A network of transputers as the basic structure for a second and third-level trigger-processor farm
por: Hansen, J R H
Publicado: (1992) -
CISC vs RISC: Bridging the Processor ArchitectuSoftware Gap
por: Vajda, F
Publicado: (1995) -
RISC Architecture Microprocessor Farm for offline analysis
por: De Barros, C, et al.
Publicado: (1992)