Cargando…

An integrated 16-channel CMOS time-to-digital converter

Detalles Bibliográficos
Autores principales:	Ljuslin, C, Christiansen, J, Marchioro, A, Klingsheim, O
Lenguaje:	eng
Publicado:	1993
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/258285

Ejemplares similares

A flexible multi-channel high-resolution time-to-digital converter ASIC
por: Mota, M, et al.
Publicado: (2000)

The CCU25: a network oriented communication and control unit integrated circuit in a 0.25 $\mu$m CMOS technology
por: Paillard, C, et al.
Publicado: (2002)

A data driven high performance time to digital converter
por: Christiansen, J, et al.
Publicado: (2000)

A micro-pipelined zero suppression, trigger matching and recalibration integrated circuit
por: Christiansen, J, et al.
Publicado: (1994)

A four channel, self-calibrating, high resolution, time to digital converter
por: Mota, M, et al.
Publicado: (1998)

An integrated CMOS 0.15 ns digital timing generator for TDCs and clock distribution systems
por: Christiansen, J
Publicado: (1994)

A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
por: Santos, D M, et al.
Publicado: (1995)

An integrated high performance Fastbus slave interface
por: Christiansen, J, et al.
Publicado: (1993)

An integrated high-performance FASTBUS slave interface
por: Christiansen, J, et al.
Publicado: (1992)

The ALTRO Chip: A 16-channel A/D Converter and Digital Processor for Gas Detectors
por: Esteve-Bosch, R, et al.
Publicado: (2003)

A multi-channel time-to-digital converter chip for drift chamber readout
por: Santos, D M, et al.
Publicado: (1995)

High-speed 16-BIT digital-to analog converter and digital deglitcher
por: CERN. Geneva. Super Proton Synchrotron Division (SPS)
Publicado: (1974)

A multichannel time-to-digital converter ASIC with better than 3 ps RMS time resolution
por: Perktold, L, et al.
Publicado: (2014)

A high-resolution time-to-digital converter based on an array of delay locked loops
por: Mota, M, et al.
Publicado: (1997)

F1: An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments
por: Braun, G., et al.
Publicado: (1999)

96-channel Time-to-Digital converter (TDC) for the RPC Phase-2 Link System
por: Boghrati, Behzad
Publicado: (2022)

Addendum to NEBULAS: a high performance data-driven event-building architecture based on an asynchronous self-routing packet-switching network
por: Christiansen, J, et al.
Publicado: (1992)

A multi-channel 24.4 ps bin size Time-to-Digital Converter for HEP applications
por: Mester, C, et al.
Publicado: (2008)

NEBULAS: a high performance data-driven event-building architecture based on an asynchronous self-routing packet-switching network
por: Christiansen, J, et al.
Publicado: (1992)

A time digitizer CMOS gate-array with a 250 ps time resolution
por: Arai, Y, et al.
Publicado: (1995)

A fully integrated 16 channel digitally trimmed pulse shaping amplifier
por: Hearn, W E, et al.
Publicado: (1993)

A system for timing distribution and control of front-end electronics for the CMS tracker
por: Kloukinas, Kostas C, et al.
Publicado: (1997)

Characterization of GEMINI, a 16-channels programmable readout interface for Triple-GEM detectors in 180nm CMOS
por: Mangiagalli, Luca, et al.
Publicado: (2019)

A CMOS low power, quad channel, 12 bit, 40MS/s pipelined ADC for applications in particle physics calorimetry
por: Minderico, G, et al.
Publicado: (2003)

A 013-mum CMOS serializer for data and trigger optical links in particle physics experiments
por: Cervelli, Giovanni, et al.
Publicado: (2004)

A highly integrated clustering processor system for a calorimeter trigger
por: Ljuslin, C
Publicado: (1996)

Analog design in deep submicron CMOS processes for LHC
por: Rivetti, A, et al.
Publicado: (1999)

A 0.13 mum CMOS serializer for data and trigger optical links in particle physics experiments
por: Cervelli, Giovanni, et al.
Publicado: (2003)

Submicron CMOS technologies for high energy physics and space applications
por: Anelli, G, et al.
Publicado: (2001)

High-Resolution Time-to-Digital Converter in Field Programmable Gate Array
por: Aloisio, A, et al.
Publicado: (2008)

Deep submicron CMOS technologies for the LHC experiments
por: Jarron, Pierre, et al.
Publicado: (1999)

A first-level digital buffer with micropipelined data recalibration, selective zero suppression and trigger matching
por: Christiansen, J, et al.
Publicado: (1992)

Total dose behavior of submicron and deep submicron CMOS technologies
por: Anelli, G, et al.
Publicado: (1997)

A two-clock sensing system - a new time-to-digital converter
por: Schüller, E
Publicado: (1973)

Multi-hit time-to-digital converter VLSI for high-energy physics experiments
por: Arai, Y
Publicado: (2001)

Single event effects in static and dynamic registers in a $0.25-\mu-m$ CMOS technology
por: Faccio, F, et al.
Publicado: (1999)

Monolithic CMOS sensors for sub-nanosecond timing
por: Kugathasan, Thanushan, et al.
Publicado: (2020)

An Analog-to-Digital Converter Module with Signal Shape Digitization for the VES Experiment
por: Volkov, E V, et al.
Publicado: (2020)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

TTCrx: an ASIC for timing, trigger and control distribution in LHC experiments
por: Christiansen, J, et al.
Publicado: (1996)

Cannot write session to /tmp/vufind_sessions/sess_lmtvkvaf5pva57gqcedgl0t8su