Cargando…
Testing of re-lock time of HP G-link chip set
Autores principales: | Sasaki, O, Andresen, J |
---|---|
Lenguaje: | eng |
Publicado: |
1993
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/258353 |
Ejemplares similares
-
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
por: Santos, D M, et al.
Publicado: (1995) -
An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009) -
An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009) -
DIALOG and SYNC: a VLSI chip set for timing of the LHCb Muon detector
por: Cadeddu, S, et al.
Publicado: (2004) -
TEST ON ABCD CHIPS
por: Ferrère, D, et al.
Publicado: (1998)