Cargando…
FPGA Development of an Emulator Framework and a High Speed I/O Core for the ITk Pixel Upgrade
The Large Hadron Collider (LHC) is the largest accelerator laboratory in the world and is operated by CERN, an international organization dedicated to nuclear research. It aims to help answer the fundamental questions posed in particle physics. The general-purpose ATLAS detector, located along the L...
Autor principal: | Kurilenko, Lev Sergeyevich |
---|---|
Lenguaje: | eng |
Publicado: |
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2631488 |
Ejemplares similares
-
Emulation of a prototype FPGA track finder for the CMS Phase-2 upgrade with the CIDAF emulation framework.
por: Amstutz, Christian, et al.
Publicado: (2016) -
Implementation in a FPGA of a configurable emulator of the LHCb Upgrade front end electronics
por: Pena Colaiocco, Diego Leonardo
Publicado: (2016) -
The Phase-2 ATLAS ITk pixel upgrade
por: Macchiolo, A
Publicado: (2020) -
The phase-2 ATLAS ITk pixel upgrade
por: Rossi, Leonardo P
Publicado: (2019) -
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020)