Cargando…
Temperature Control When Testing the RD53 Chip in the Lab (Technical Report)
The phase II readout chip (RoC) for Si-detectors generates a significant amount of heat during operation, typically around 2W but hypothetically up to 8W. For the purposes of in-lab testing, I developed a temperature control system for the chip based on a Peltier chiller and a control loop. I descri...
Autor principal: | D'Andrea, Mario |
---|---|
Lenguaje: | eng |
Publicado: |
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2634868 |
Ejemplares similares
-
Temperature Control When Testing the RD53 Chip in the Lab (Technical Report)
por: D'Andrea, Mario
Publicado: (1996) -
Custom In-Lab Temperature Control for the RD53 Chip
por: D'Andrea, Mario
Publicado: (2018) -
Development of an FPGA Emulator for the RD53A Test Chip
por: Werran, Dustin Connor
Publicado: (2019) -
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020) -
FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems
por: Smith, Douglas George
Publicado: (2019)