Cargando…
Jets and topological trigger selection performed with the last generation Xilinx FPGA
For LHC Run3, ATLAS is planning a major detector and trigger upgrade. The new Feature EXtractors (FEXs) system will allow to reconstruct different physics objects for the Level-1 calorimeter trigger selection. This includes a Jet FEX, which will identify small/large area jets and MET. An upgraded L1...
Autor principal: | Palka, Marek |
---|---|
Lenguaje: | eng |
Publicado: |
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2641447 |
Ejemplares similares
-
Xilinx Rad-hard FPGA Presentation
Publicado: (2008) -
The ATLAS Level-1 Topological Trigger Performance
por: Palka, Marek
Publicado: (2016) -
New Jet Feature Extraction and Topological Processor modules for ATLAS Phase-I trigger upgrade
por: Palka, Marek
Publicado: (2019) -
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010) -
Upgrade of the ATLAS Level-1 trigger with an FPGA based Topological Processor
por: Simioni, Eduard, et al.
Publicado: (2015)