Cargando…
The ATLAS Level-1 Topological Processor: from design to routine usage in Run-2
During Run-2 the LHC is providing proton-proton collisions to the ATLAS experiment with high luminosity (up to 2.06x10^34), placing stringent operational and physical requirements on the ATLAS trigger system in order to reduce the 40 MHz collision rate to a manageable event storage rate of 1 kHz, wh...
Autor principal: | Simoniello, Rosa |
---|---|
Lenguaje: | eng |
Publicado: |
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2644137 |
Ejemplares similares
-
The ATLAS Level-1 Topological Processor: from design to routine usage in Run-2
por: Simoniello, Rosa
Publicado: (2018) -
The ATLAS Level-1 Topological Processor:
por: Meuser, Emanuel
Publicado: (2023) -
The Topological Processor for the future ATLAS Level-1 Trigger: from design to commissioning
por: Simioni, E
Publicado: (2014) -
The Topological Processor for the future ATLAS Level-1 Trigger: from design to commissioning
por: Simioni, E
Publicado: (2014) -
The Topological Processor for the future ATLAS Level-1 Trigger
por: Kahra, C, et al.
Publicado: (2014)