Cargando…
Development of an FPGA Emulator for the RD53A Test Chip
In 2024 the LHC will be shut down for an extended period to perform upgrades to the instrument and the detectors located on it. One such upgrade is the Front End ITk upgrade in ATLAS Pixel. New hardware is being developed for this upgrade, and a test chip called the RD53A has been created as a proto...
Autor principal: | Werran, Dustin Connor |
---|---|
Lenguaje: | eng |
Publicado: |
2019
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2672216 |
Ejemplares similares
-
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020) -
FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems
por: Smith, Douglas George
Publicado: (2019) -
Emulating the GLink Chip-Set with FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger
por: Aloisio, Alberto, et al.
Publicado: (2009) -
An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009) -
An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009)