Building a RISC-V CPU in 5 minutes

<!--HTML-->RISC-V is a fully open source processor architecture. It’s rapidly being adopted by major tech companies as an alternative to ARM licenses. With the advent of the IceStorm toolchain for the Lattice iCE40 FPGA, it’s now possible to construct your own RISC-V processor core and compile code to run on it using exclusively open source tools. This talk will include an overview of the RISC-V architecture, the toolchains for device synthesis and code compilation and will end with a very short demo of a working processor built during the talk!