Cargando…
Optimised Interconnection Process
Autor principal: | Dervan, Paul |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
2019
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2678250 |
Ejemplares similares
-
First functional HV/HR-CMOS assembly with capacitive interconnection
por: Casse, Gianluigi (UNILIV)
Publicado: (2016) -
Investigation of post processing resistivity modification for HV-CMOS pixel detectors
por: Holmkvist, William, et al.
Publicado: (2017) -
First tests of a novel radiation hard CMOS sensor process for Depleted Monolithic Active Pixel Sensors
por: Pernegger, Heinz, et al.
Publicado: (2017) -
Pixel Detectors ... where do we stand?
por: Wermes, Norbert
Publicado: (2019) -
Design and characterization of the monolithic matrices of the H35DEMO chip
por: Casanova Mohr, R., et al.
Publicado: (2019)