Cargando…

ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC

The ATLAS experiment at CERN has started the construction of upgrades for the "High Luminosity LHC", with collisions due to start in 2026. In order to deliver an order of magnitude more data than previous LHC runs, 14 TeV protons will collide with an instantaneous luminosity of up to $7.5...

Descripción completa

Detalles Bibliográficos
Autores principales: Valente, Marco, ATLAS Collaboration
Lenguaje:eng
Publicado: 2019
Materias:
Acceso en línea:http://cds.cern.ch/record/2683456
_version_ 1780963247500820480
author Valente, Marco
ATLAS Collaboration
author_facet Valente, Marco
ATLAS Collaboration
author_sort Valente, Marco
collection CERN
description The ATLAS experiment at CERN has started the construction of upgrades for the "High Luminosity LHC", with collisions due to start in 2026. In order to deliver an order of magnitude more data than previous LHC runs, 14 TeV protons will collide with an instantaneous luminosity of up to $7.5 \times 10^{34}$ $\text{cm}^{-2}\text{s}^{-1}$, resulting in much higher pileup and data rates than the current experiment was designed to handle. While this is essential to realise the physics programme, it presents a huge challenge for the detector, trigger, data acquisition and computing. The detector upgrades themselves also present new requirements and opportunities for the trigger and data acquisition system. The approved baseline design of the TDAQ upgrade comprises: a hardware-based low-latency real-time Trigger operating at 40 MHz, Data Acquisition which combines custom readout with commodity hardware and networking to deal with 5.2 TB/s input, and an Event Filter running at 1 MHz which combines offline-like algorithms on a large commodity compute service augmented by hardware tracking. Commodity servers and networks are used as far as possible, with custom ATCA boards, high speed links and powerful FPGAs deployed in the low-latency parts of the system. Offline-style clustering and jet-finding in FPGAs, and track reconstruction with Associative Memory ASICs and FPGAs are designed to combat pileup in the Trigger and Event Filter respectively. This poster will report recent progress on the design, technology and construction of the system. The physics motivation and expected performance will be shown for key physics processes.
id cern-2683456
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2019
record_format invenio
spelling cern-26834562019-09-30T06:29:59Zhttp://cds.cern.ch/record/2683456engValente, MarcoATLAS CollaborationATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHCParticle Physics - ExperimentThe ATLAS experiment at CERN has started the construction of upgrades for the "High Luminosity LHC", with collisions due to start in 2026. In order to deliver an order of magnitude more data than previous LHC runs, 14 TeV protons will collide with an instantaneous luminosity of up to $7.5 \times 10^{34}$ $\text{cm}^{-2}\text{s}^{-1}$, resulting in much higher pileup and data rates than the current experiment was designed to handle. While this is essential to realise the physics programme, it presents a huge challenge for the detector, trigger, data acquisition and computing. The detector upgrades themselves also present new requirements and opportunities for the trigger and data acquisition system. The approved baseline design of the TDAQ upgrade comprises: a hardware-based low-latency real-time Trigger operating at 40 MHz, Data Acquisition which combines custom readout with commodity hardware and networking to deal with 5.2 TB/s input, and an Event Filter running at 1 MHz which combines offline-like algorithms on a large commodity compute service augmented by hardware tracking. Commodity servers and networks are used as far as possible, with custom ATCA boards, high speed links and powerful FPGAs deployed in the low-latency parts of the system. Offline-style clustering and jet-finding in FPGAs, and track reconstruction with Associative Memory ASICs and FPGAs are designed to combat pileup in the Trigger and Event Filter respectively. This poster will report recent progress on the design, technology and construction of the system. The physics motivation and expected performance will be shown for key physics processes.ATL-DAQ-SLIDE-2019-362oai:cds.cern.ch:26834562019-07-22
spellingShingle Particle Physics - Experiment
Valente, Marco
ATLAS Collaboration
ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title_full ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title_fullStr ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title_full_unstemmed ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title_short ATLAS Trigger and Data Acquisition Upgrades for the High Luminosity LHC
title_sort atlas trigger and data acquisition upgrades for the high luminosity lhc
topic Particle Physics - Experiment
url http://cds.cern.ch/record/2683456
work_keys_str_mv AT valentemarco atlastriggeranddataacquisitionupgradesforthehighluminositylhc
AT atlascollaboration atlastriggeranddataacquisitionupgradesforthehighluminositylhc