Cargando…
Formal verification of floating-point hardware design: a mathematical approach
Autores principales: | Russinoff, David M, Moore, J Strother |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2710675 |
Ejemplares similares
-
A formal notation for hardware and software verification
por: Chapman, R, et al.
Publicado: (1986) -
Computer arithmetic and formal proofs: verifying floating-point algorithms with the Coq system
por: Boldo, Sylvie, et al.
Publicado: (2017) -
Co-verification of hardware and software for ARM SoC design
por: Andrews, Jason
Publicado: (2004) -
Formal Verification of Neural Networks
por: Sommart, Thanapong
Publicado: (2023) -
SystemVerilog assertions handbook: for dynamic and formal verification
por: Cohen, Ben, et al.
Publicado: (2016)