Advanced HDL synthesis and SOC prototyping: RTL design using Verilog

Ejemplares similares

• Digital logic design using verilog: coding and RTL synthesis
  por: Taraate, Vaibbhav
  Publicado: (2016)
• Logic synthesis and SoC prototyping: RTL design using VHDL
  por: Taraate, Vaibbhav
  Publicado: (2020)
• PLD based design with VHDL: RTL design, synthesis and implementation
  por: Taraate, Vaibbhav
  Publicado: (2017)
• RTL modeling with SystemVerilog for simulation and synthesis: using SystemVerilog for ASIC and FPGA design
  por: Sutherland, Stuart
  Publicado: (2017)
• Verilog HDL design examples
  por: Cavanagh, Joseph
  Publicado: (2017)