Cargando…

MPA-SSA, design and test of a 65 nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination

Mostrar otras versiones (1)

Particle tracking detectors for High Energy Physics need a new readout technique to cope with the increase of the collision rate foreseen for the High Luminosity LHC upgrade. In particular, the selection of interesting physics events at the first trigger stage becomes extremely challenging at high l...

Descripción completa

Detalles Bibliográficos
Autores principales:	Ceresa, Davide, Bergamin, Gianmario, Caratelli, Alessandro, Jan Kaplon, Kloukinas, Konstantinos, Scarfi', Simone, Yusuf Leblebici
Lenguaje:	eng
Publicado:	2019
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/2720555

Ejemplares similares

MPA-SSA, design and test of a 65nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019)

Short-Strip ASIC (SSA): A 65nm silicon-strip readout ASIC for the Pixel-Strip (PS) module of the CMS Outer Tracker detector upgrade at HL-LHC
por: Caratelli, Alessandro, et al.
Publicado: (2018)

Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2020)

Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019)

Design and simulation of a 65 nm Macro-Pixel Readout ASIC (MPA) for the Pixel-Strip (PS) module of the CMS Outer Tracker detector at the HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2017)

Characterization of the MPA prototype, a 65 nm pixel readout ASIC with on-chip quick transverse momentum discrimination capabilities
por: Ceresa, Davide, et al.
Publicado: (2018)

Performance characterization and radiation tolerance evaluation of the SSA2 ASIC, the strip sensor readout ASIC of the CMS Outer Tracker at the HL-LHC
por: Caratelli, A, et al.
Publicado: (2023)

System Level simulation framework for the ASICs development of a novel particle physics detector
por: Caratelli, Alessandro, et al.
Publicado: (2018)

Characterization of the first prototype of the Silicon-Strip readout ASIC (SSA) for the CMS Outer-Tracker phase-2 upgrade
por: Caratelli, Alessandro, et al.
Publicado: (2018)

A 65 nm pixel readout ASIC with quick transverse momentum discrimination capabilities for the CMS Tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2015)

Implementation and testing of Design For Testability methodologies in 65 nm ASICs for HL-LHC.
por: Bergamin, Gianmario
Publicado: (2021)

CIC: a radiation tolerant 65 nm data aggregation ASIC for the future CMS tracking detector at LHC
por: Nodari, B, et al.
Publicado: (2023)

Macro Pixel ASIC (MPA): The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2014)

Study of a Triggered, Full Event Zero-Suppressed Front-End Readout Chain operating up to 1 MHz Trigger Rate and Pileup of 300 for CMS Outer Tracker upgrade at HL-LHC
por: Scarfi, Simone, et al.
Publicado: (2020)

Study of a Triggered, Full Event Zero-Suppressed Front-End Readout Chain operating up to 1\,MHz Trigger Rate and Pileup of 300 for CMS Outer Tracker upgrade at HL-LHC
por: Scarfi', Simone, et al.
Publicado: (2019)

Study, implementation and testing of radiation tolerant design for testability solutions for CMS OT FE ASICs
por: Bergamin, G, et al.
Publicado: (2022)

A System-Verilog Verification Environment for the CIC Data Concentrator ASIC of the CMS Outer Tracker Phase-2 Upgrades
por: Scarfi', Simone, et al.
Publicado: (2018)

A 65 nm Data Concentration ASIC for the CMS Outer Tracker Detector Upgrade at HL-LHC
por: Nodari, Benedetta, et al.
Publicado: (2018)

First results from the CIC data aggregation ASIC for the Phase 2 CMS Outer Tracker
por: Nodari, Benedetta, et al.
Publicado: (2019)

Readout architecture for the Pixel-Strip module of the CMS Outer Tracker Phase-2 upgrade
por: Caratelli, Alessandro, et al.
Publicado: (2016)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip
por: Casas, L M Jara, et al.
Publicado: (2017)

Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC
por: Casanova, R
Publicado: (2015)

Design of the 65 nm CLICpix demonstrator chip
por: Valerio, P., et al.
Publicado: (2012)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Architectural review of deliverable chips in 65nm run
por: Re, V.
Publicado: (2016)

Analog IP blocks in 28 nm CMOS for the high energy physics community: SLVS transmitter and receiver
por: Bandi, F, et al.
Publicado: (2023)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Charged Particle Tracking with the Timepix ASIC
por: Akiba, Kazuyoshi, et al.
Publicado: (2011)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Testing and Characterization of the MPA Pixel Readout ASIC for the Upgrade of the CMS Outer Tracker at the High Luminosity LHC
por: CERN. Geneva. EP Department
Publicado: (2018)

Final design review of 130nm ASICs
por: De la Taille, Christophe
Publicado: (2017)

Design implementation and test results of the RD53A, a 65 nm large scale chip for next generation pixel detectors at the HL-LHC
por: Marconi, S, et al.
Publicado: (2019)

The GBT-SCA, a radiation tolerant ASIC for detector control and monitoring applications in HEP experiments
por: Caratelli, A, et al.
Publicado: (2015)

CIC2 a radiation tolerant 65nm data aggregation ASIC for the future CMS tracking detector at LHC
por: Viret, Sebastien
Publicado: (2021)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Cannot write session to /tmp/vufind_sessions/sess_65pusk9vskt9grlp7l9o6l39pn