Cargando…
Model and design of improved current mode logic gates: differential and single-ended
| Autores principales: | , , |
|---|---|
| Lenguaje: | eng |
| Publicado: |
Springer Singapore Pte Limited
2019
|
| Materias: | |
| Acceso en línea: | http://cds.cern.ch/record/2756593 |
| _version_ | 1780969784316264448 |
|---|---|
| author | Gupta, Kirti Pandey, Neeta Gupta, Maneesha |
| author_facet | Gupta, Kirti Pandey, Neeta Gupta, Maneesha |
| author_sort | Gupta, Kirti |
| collection | CERN |
| id | cern-2756593 |
| institution | Organización Europea para la Investigación Nuclear |
| language | eng |
| publishDate | 2019 |
| publisher | Springer Singapore Pte Limited |
| record_format | invenio |
| spelling | cern-27565932021-04-21T16:41:52Zhttp://cds.cern.ch/record/2756593engGupta, KirtiPandey, NeetaGupta, ManeeshaModel and design of improved current mode logic gates: differential and single-endedXXSpringer Singapore Pte Limitedoai:cds.cern.ch:27565932019 |
| spellingShingle | XX Gupta, Kirti Pandey, Neeta Gupta, Maneesha Model and design of improved current mode logic gates: differential and single-ended |
| title | Model and design of improved current mode logic gates: differential and single-ended |
| title_full | Model and design of improved current mode logic gates: differential and single-ended |
| title_fullStr | Model and design of improved current mode logic gates: differential and single-ended |
| title_full_unstemmed | Model and design of improved current mode logic gates: differential and single-ended |
| title_short | Model and design of improved current mode logic gates: differential and single-ended |
| title_sort | model and design of improved current mode logic gates: differential and single-ended |
| topic | XX |
| url | http://cds.cern.ch/record/2756593 |
| work_keys_str_mv | AT guptakirti modelanddesignofimprovedcurrentmodelogicgatesdifferentialandsingleended AT pandeyneeta modelanddesignofimprovedcurrentmodelogicgatesdifferentialandsingleended AT guptamaneesha modelanddesignofimprovedcurrentmodelogicgatesdifferentialandsingleended |