Cargando…

ASIC and FPGA Verification

Detalles Bibliográficos
Autor principal:	Munden, Richard
Lenguaje:	eng
Publicado:	Morgan Kaufmann 2004
Materias:	XX
Acceso en línea:	http://cds.cern.ch/record/2763109

Ejemplares similares

ASIC and FPGA Verification: A Guide to Component Modeling
por: Munden, Richard
Publicado: (2004)

Synthesis of arithmetic circuits: FPGA, ASIC and embedded systems
por: Bioul, Gery Jean Antoine
Publicado: (2006)

FPGA and ASIC based algorithms for the present and upgraded LHCb silicon vertex detector
por: Szumlak, Tomasz
Publicado: (2012)

Functional verification of dynamically reconfigurable FPGA-based systems
por: Gong, Lingkan, et al.
Publicado: (2015)

FPGA Programming for Beginners
por: Bruno, Frank
Publicado: (2021)

RTL modeling with SystemVerilog for simulation and synthesis: using SystemVerilog for ASIC and FPGA design
por: Sutherland, Stuart
Publicado: (2017)

Scalable FPGA-based controller of a thousand-ASIC system in the CERN CMS HGCAL detector
por: Duarte Rosado, Pedro Martim
Publicado: (2023)

A novel simulation and verification approach in an ASIC design process
por: Husmann, D, et al.
Publicado: (2000)

FPGA-based hardware accelerators
por: Skliarova, Iouliia, et al.
Publicado: (2019)

High level verification of the VFAT3 ASIC for CMS GEM detectors
por: Petrow, H, et al.
Publicado: (2021)

Verification Environment for ALTIROC ASIC of the ATLAS High Granularity Timing Detector
por: Scarfi', Simone
Publicado: (2023)

Substrate noise coupling in mixed-signal ASICs
por: Donnay, Stéphane, et al.
Publicado: (2003)

FPGA-based implementation of signal processing systems
por: Woods, Roger
Publicado: (2008)

Formal Property Verification of the Digital Section of an Ultra-Low Current Digitizer ASIC
por: Ceesay-Seitz, Katharina, et al.
Publicado: (2021)

SEU injection framework for radiation-tolerant ASICs, a formal verification approach
por: Lupi, M, et al.
Publicado: (2023)

FPGA-accelerated analytics: from single nodes to clusters
por: István, Zsolt, et al.
Publicado: (2020)

A Verification Platform to provide the Functional, Characterization and Production testing for the VFAT3 ASIC
por: Petrow, H, et al.
Publicado: (2018)

Verification methodology of a multi-mode radiation-hard high-speed transceiver ASIC
por: Pulli, A, et al.
Publicado: (2022)

A Post-training Quantization Method for the Design of Fixed-Point-Based FPGA/ASIC Hardware Accelerators for LSTM/GRU Algorithms
por: Rapuano, Emilio, et al.
Publicado: (2022)

Verification of simulated ASIC functionality and radiation tolerance for the HL-LHC ATLAS ITk Strip Detector
por: Dandoy, Jeff, et al.
Publicado: (2022)

Simulated verification of the ASIC functionality and radiation tolerance for the HL-LHC ATLAS ITk Strip Detector
por: Dandoy, Jeff
Publicado: (2022)

Charge integrator and encoder ASIC for readout of the CMS hadron calorimeter photodetectors
por: Baumbaugh, A E, et al.
Publicado: (1998)

Development of an ASIC for CCD readout at the vertex detectors of the intrenational linear collider
por: Murray, P, et al.
Publicado: (2007)

A low–power 16–channel AD converter and digital processor ASIC
por: Mota B, et al.
Publicado: (2002)

An FPGA-based Bunch-by-Bunch Position and Angle Feedback System at ATF2
por: Christian, G B, et al.
Publicado: (2011)

FPGA-based system-on-chip designs for real-time applications in particle physics
por: Anvar, S, et al.
Publicado: (2005)

Logic synthesis for fpga-based control units: structural decomposition in logic design
por: Barkalov, Alexander, et al.
Publicado: (2020)

A simulation methodology for verification of transient fault tolerance of ASICs designed for high-energy physics experiments
por: Pulli, A, et al.
Publicado: (2023)

Irradiation tests of ROHM 0.35um ASIC and Actel Anti-fuse FPGA for the ATLAS Muon Endcap Level-1 Trigger System
por: Ichimiya, R, et al.
Publicado: (2004)

A prototype frontend ASIC for the readout of the drift tubes of CMS barrel muon chambers
por: Gonella, F, et al.
Publicado: (1998)

Heap Analysis and Verification workshop
Publicado: (2007)

MicroFPGA: An affordable FPGA platform for microscope control
por: Deschamps, Joran, et al.
Publicado: (2023)

A System-Verilog Verification Environment for the CIC Data Concentrator ASIC of the CMS Outer Tracker Phase-2 Upgrades
por: Scarfi', Simone, et al.
Publicado: (2018)

FPGA design
por: Simpson, Philip
Publicado: (2010)

Modeling and Verification Using UML Statecharts
por: Drusinsky, Doron
Publicado: (2011)

Video verification in the fake news era
por: Mezaris, Vasileios, et al.
Publicado: (2019)

System-on-chip security: validation and verification
por: Farahmandi, Farimah, et al.
Publicado: (2019)

A mixed signal data receiver/clock synchronizer ASIC for analog front end chips in LHC experiments
por: Posch, C, et al.
Publicado: (1998)

Development of a selftriggered high counting rate ASIC for readout of 2D gas microstrip neutron detectors
por: Brogna, AS, et al.
Publicado: (2007)

Simultaneous Disruption of Mouse ASIC1a, ASIC2 and ASIC3 Genes Enhances Cutaneous Mechanosensitivity
por: Kang, Sinyoung, et al.
Publicado: (2012)

Cannot write session to /tmp/vufind_sessions/sess_rhih4n88fcusk519v03gea83q8