Cargando…

MEC3: a pipelined zero suppression and trigger matching chip

Detalles Bibliográficos
Autores principales:	Mota, M, Gomes, P, Christiansen, J
Lenguaje:	eng
Publicado:	1994
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1109/23.467884 http://cds.cern.ch/record/276661

Ejemplares similares

A micro-pipelined zero suppression, trigger matching and recalibration integrated circuit
por: Christiansen, J, et al.
Publicado: (1994)

32 channel TDC with on-chip buffering and trigger matching
por: Christiansen, J
Publicado: (1997)

A first-level digital buffer with micropipelined data recalibration, selective zero suppression and trigger matching
por: Christiansen, J, et al.
Publicado: (1992)

Zero Suppression with Scalable Readout System (SRS) and APV25 FE Chip
por: Goentoro, Steven Lukas
Publicado: (2015)

NANA: an integrated signal processor and record builder for the level-2 read-out of asynchronous event-filtering digital pipelines
por: Gomes, P, et al.
Publicado: (1994)

A first level trigger buffer performing adaptive thresholding
por: Mota, M, et al.
Publicado: (1995)

Fast zero level trigger
por: Kulikov, A
Publicado: (1998)

Zero suppression logic of the ALICE muon forward tracker pixel chip prototype PIXAM and associated readout electronics development
por: Flouzat, C, et al.
Publicado: (2015)

2-D zero suppression scheme
por: Callot, O
Publicado: (1999)

Use of programmable logic in a pipelined trigger for ATLAS
por: Jakobs, K, et al.
Publicado: (1999)

A Self Triggered Amplifier/Digitizer Chip for CBM
por: Armbruster, A, et al.
Publicado: (2009)

A 128-channel digital pipeline chip for silicon strip detector read-out
por: DeWitt, J
Publicado: (1994)

Readout and Calibration of CMS Pipeline Chips to Examine the Signal Development of Tracking Strip Detectors
por: Petertill, Markus, et al.
Publicado: (2001)

Performances of the NA48 pipelined trigger for the kaon neutral decay
por: Giudici, Sergio
Publicado: (2000)

Zero Suppression and Data Compression for SDD Output in the ALICE Experiment
por: Alberici, G, et al.
Publicado: (1999)

Silicon Tracker zero-suppressed data model and decoding
por: Needham, M
Publicado: (2009)

A pipelined first-level trigger for the H1 forward-muon spectrometer
por: Ahmed, T, et al.
Publicado: (1994)

The Medipix3RX: A high resolution, zero dead-time pixel detector readout chip allowing spectroscopic imaging
por: Ballabriga, R, et al.
Publicado: (2013)

Data Economy and Zero Suppression of the Liquid Argon Calorimetry Record
por: Caron, B, et al.
Publicado: (2003)

A LVL2 Zero Suppression Algorithm for TRT Data
por: Scholte, R, et al.
Publicado: (2002)

Data Compression on Zero Suppressed High Energy Physics Data
por: Schindler, M, et al.
Publicado: (1996)

La scheda zero suppressor per il trigger di muoni con RPC dell'esperimento L3
por: Aloisio, A, et al.
Publicado: (1994)

A Pipelined First-Level Forward Muon Drift Chamber Trigger for H1
por: Ahmed, T, et al.
Publicado: (1992)

Level Zero Trigger processor for the ultra rare kaon decay experiment—NA62
por: Chiozzi, S, et al.
Publicado: (2016)

Level Zero Trigger Processor for the ultra rare kaon decay experiment: NA62
por: Soldi, Dario, et al.
Publicado: (2017)

A Fast Pipelined Trigger for the H1 Experiment based on Multiwire Proportional Chamber Signals
por: Eichenberger, S, et al.
Publicado: (1992)

Study of a Triggered, Full Event Zero-Suppressed Front-End Readout Chain operating up to 1\,MHz Trigger Rate and Pileup of 300 for CMS Outer Tracker upgrade at HL-LHC
por: Scarfi', Simone, et al.
Publicado: (2019)

Study of a Triggered, Full Event Zero-Suppressed Front-End Readout Chain operating up to 1 MHz Trigger Rate and Pileup of 300 for CMS Outer Tracker upgrade at HL-LHC
por: Scarfi, Simone, et al.
Publicado: (2020)

Extension of RD53 for 3 years to finalize pixel chips for the ATLAS and CMS pixel detector upgrades
por: Christiansen, J, et al.
Publicado: (2021)

Single event effects on the RD53B pixel chip digital logic and on-chip CDR
por: Lalic, J, et al.
Publicado: (2022)

The Final Multi-Chip Module of the ATLAS Level-1 Calorimeter Trigger Pre-processor
por: Hinderer, W, et al.
Publicado: (2001)

Large scale production of the Multi-Chip Module of the ATLAS Level-1 Calorimeter Trigger
por: Weber, P, et al.
Publicado: (2007)

A Zero Suppression Micro-Circuit for Binary Readout CMOS Monolithic Sensors
por: Himmi, A, et al.
Publicado: (2009)

32-channel TDC with on-chip buffering and trigger matching
por: Christiansen, J
Publicado: (1997)

Pixel chip architecture optimization based on a simplified statistical and analytical model
por: Conti, E., et al.
Publicado: (2014)

Development of a radiation-hard pixel read out chip with trigger capability
por: Barbero, Marlon
Publicado: (2003)

Triggering and event building results using the C104 packet routing chip
por: Dobinson, Robert W, et al.
Publicado: (1995)

Design and characteristics of a 32-channel, 100 MHz, zero suppressing, FASTBUS pulse shape digitizer
por: Bourgeois, F, et al.
Publicado: (1984)

Hardware and software structure of a neural network trigger based on the ETANN and MA16 chips
por: Baldanza, C, et al.
Publicado: (1996)

FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments
por: Pozniak, Krzysztof T
Publicado: (2004)

Cannot write session to /tmp/vufind_sessions/sess_c67o2ql6vc28a5trac8t9p496l