Cargando…
Development of a High-Speed Hit Decoder for the RD53B Chip
The Large Hadron Collider (LHC) is undergoing an upgrade, called the High Luminosity LHC (HL-LHC), that will increase the data rates produced by particle collisions by tenfold from what they currently are. ATLAS and CMS experiment sites are designing the next generation read out chips named RD53 to...
Autor principal: | Erickson, Donavan |
---|---|
Lenguaje: | eng |
Publicado: |
2021
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2776758 |
Ejemplares similares
-
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020) -
Development of an FPGA Emulator for the RD53A Test Chip
por: Werran, Dustin Connor
Publicado: (2019) -
Single event effects testing of the RD53B chip
por: Menouni, Mohsine, et al.
Publicado: (2022) -
Single event effects on the RD53B pixel chip digital logic and on-chip CDR
por: Lalic, J, et al.
Publicado: (2022) -
Development of RD50-MPW2: a high-speed monolithic HV-CMOS prototype chip within the CERN-RD50 collaboration
por: Zhang, Chenfan, et al.
Publicado: (2020)