Cargando…
A Sub-Picosecond Digitally-Controlled Phase Delay
<!--HTML-->The use of precision timing measurements will be a major tool at the HL-LHC, where it will be used to suppress pile-up and to search for long-lived particles. To control a reference clock with sub-picosecond accuracy, we have fabricated in the TSMC 65nm process a digitally controlle...
Autor principal: | Tousi, Yahya |
---|---|
Lenguaje: | eng |
Publicado: |
2021
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2782349 |
Ejemplares similares
-
A sub-picosecond digital clock monitoring system
por: Saradhy, Rohith, et al.
Publicado: (2022) -
FAST2: a new family of front-end ASICs to read out thin Ultra-Fast Silicon detectors achieving picosecond time resolution.
por: Ferrero, Marco, et al.
Publicado: (2021) -
Monitoring and Manipulation of Sub-Picosecond Beams
por: Rosenzweig, J B
Publicado: (2001) -
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
por: Abdulrazzaq, Bilal I., et al.
Publicado: (2016) -
Sub-Picosecond Optical Pulses at the SLS Storage Ring
por: Ingold, G, et al.
Publicado: (2001)