Cargando…

A micro-pipelined zero suppression, trigger matching and recalibration integrated circuit

Detalles Bibliográficos
Autores principales:	Christiansen, J, Klingsheim, O, Letheren, M F, Marchioro, A, Gomes, P
Lenguaje:	eng
Publicado:	1994
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/278381

Ejemplares similares

A first-level digital buffer with micropipelined data recalibration, selective zero suppression and trigger matching
por: Christiansen, J, et al.
Publicado: (1992)

MEC3: a pipelined zero suppression and trigger matching chip
por: Mota, M, et al.
Publicado: (1994)

An integrated 16-channel CMOS time-to-digital converter
por: Ljuslin, C, et al.
Publicado: (1993)

Addendum to NEBULAS: a high performance data-driven event-building architecture based on an asynchronous self-routing packet-switching network
por: Christiansen, J, et al.
Publicado: (1992)

NEBULAS: a high performance data-driven event-building architecture based on an asynchronous self-routing packet-switching network
por: Christiansen, J, et al.
Publicado: (1992)

Simulation of a macro-pipelined multi-cpu event processor for use in FASTBUS
por: Letheren, M F, et al.
Publicado: (1989)

A Zero Suppression Micro-Circuit for Binary Readout CMOS Monolithic Sensors
por: Himmi, A, et al.
Publicado: (2009)

NEBULAS: an asynchronous self-routing packet-switching network architecture for event building in high rate experiments
por: Christiansen, J, et al.
Publicado: (1992)

Integrated circuits for particle physics experiments
por: Snoeys, W, et al.
Publicado: (2000)

Fast zero level trigger
por: Kulikov, A
Publicado: (1998)

32 channel TDC with on-chip buffering and trigger matching
por: Christiansen, J
Publicado: (1997)

TTCrx: an ASIC for timing, trigger and control distribution in LHC experiments
por: Christiansen, J, et al.
Publicado: (1996)

Proposal for a fast, zero suppressing circuit for the digitization of analog pulses over long memory times
por: Bourgeois, F
Publicado: (1983)

NANA: an integrated signal processor and record builder for the level-2 read-out of asynchronous event-filtering digital pipelines
por: Gomes, P, et al.
Publicado: (1994)

Integrated circuits for particle physics experiments
por: Snoeys, W, et al.
Publicado: (2000)

Recalibration of path integration in hippocampal place cells
por: Jayakumar, Ravikrishnan P., et al.
Publicado: (2019)

First level Trigger for DELPHI : integrated-circuit logic for the O. D.
por: DELPHI Collaboration
Publicado: (1983)

2-D zero suppression scheme
por: Callot, O
Publicado: (1999)

Development of pixel readout integrated circuits for extreme rate and radiation
por: Garcia-Sciveres, M, et al.
Publicado: (2013)

Visuo-proprioceptive integration and recalibration with multiple visual stimuli
por: Debats, Nienke B., et al.
Publicado: (2021)

Trigger synchronisation circuits in CMS
por: Varela, J, et al.
Publicado: (1997)

CMS calorimeter trigger circuits
por: Smith, W H, et al.
Publicado: (1995)

The CCU25: a network oriented communication and control unit integrated circuit in a 0.25 $\mu$m CMOS technology
por: Paillard, C, et al.
Publicado: (2002)

Use of programmable logic in a pipelined trigger for ATLAS
por: Jakobs, K, et al.
Publicado: (1999)

Temporal recalibration of vision
por: Arnold, Derek H., et al.
Publicado: (2011)

CMOS pixel sensor development: a fast read-out architecture with integrated zero suppression
por: Hu-Guo, Ch, et al.
Publicado: (2009)

A 40 MHz clock and trigger recovery circuit for the CMS tracker fabricated in a 0.25 $\mu m$ CMOS technology and using a self calibration technique
por: Placidi, P, et al.
Publicado: (1999)

Sensory recalibration integrates information from the immediate and the cumulative past
por: Bruns, Patrick, et al.
Publicado: (2015)

Audiovisual spatial recalibration but not integration is shaped by early sensory experience
por: Bruns, Patrick, et al.
Publicado: (2022)

Prototyping a standard cell digital integrated circuit: a project history
por: Haugan, H, et al.
Publicado: (1986)

Performances of the NA48 pipelined trigger for the kaon neutral decay
por: Giudici, Sergio
Publicado: (2000)

Silicon Tracker zero-suppressed data model and decoding
por: Needham, M
Publicado: (2009)

A 1.25 Gbit/s serializer for LHC data and trigger optical links
por: Moreira, P, et al.
Publicado: (1999)

Logic circuits from zero forcing
por: Burgarth, Daniel, et al.
Publicado: (2014)

Recalibration of position monitors with beams
por: Satoh, K, et al.
Publicado: (1996)

Reduced audiovisual recalibration in the elderly
por: Chan, Yu Man, et al.
Publicado: (2014)

Anticipated adaptation or scale recalibration?
por: Edelaar-Peeters, Yvette, et al.
Publicado: (2013)

Phonetic recalibration of speech by text
por: Keetels, Mirjam, et al.
Publicado: (2015)

Recalibrating probabilistic forecasts of epidemics
por: Rumack, Aaron, et al.
Publicado: (2022)

Musical training refines audiovisual integration but does not influence temporal recalibration
por: O’Donohue, Matthew, et al.
Publicado: (2022)

Cannot write session to /tmp/vufind_sessions/sess_ih8j7fo6e9l8dr5opgbgt0tcfr