Cargando…
Formal Property Verification of the Digital Section of an Ultra-Low Current Digitizer ASIC
This paper details our experience with Formal Property Verification (FPV) of the digital section of a mixed-signal Application Specific Integrated Circuit (ASIC) for ultra-low current measurements. The ASIC was developed as a prototype front-end for the future version of the CERN RadiatiOn Monitorin...
Autores principales: | Ceesay-Seitz, Katharina, Kundumattathil Mohanan, Sarath, Boukabache, Hamza, Perrin, Daniel |
---|---|
Lenguaje: | eng |
Publicado: |
2021
|
Acceso en línea: | http://cds.cern.ch/record/2789695 |
Ejemplares similares
-
Semi-formal Reformulation of Requirements for Formal Property Verification
por: Ceesay-Seitz, Katharina, et al.
Publicado: (2020) -
Femtoampere sensitive current measurement ASIC in 22 nm technology
por: Mohanan, Sarath Kundumattathil, et al.
Publicado: (2019) -
An Ultra Low Current Measurement Mixed-Signal ASIC for Radiation Monitoring Using Ionisation Chambers
por: Kundumattathil Mohanan, Sarath, et al.
Publicado: (2022) -
Comparative Analysis of Ultra-Low Current Measurement Topologies With Implementation in 130 nm Technology
por: Mohanan, Sarath Kundumattathil, et al.
Publicado: (2021) -
Towards the next generation of CERN radiation monitoring front end ASICs
por: Kundumattathil Mohanan, S, et al.
Publicado: (2022)