Cargando…

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS

This article presents a radiation-tolerant digitally controlled complementary metal–oxide–semiconductor (CMOS) ring oscillator design suitable for all-digital phase-locked loop (ADPLL) implementations. To address the challenges presented by harsh radiation environments, a wide tuning range oscillato...

Descripción completa

Detalles Bibliográficos
Autores principales:	Biereigel, Stefan, Kulis, Szymon, Leroux, Paul, Moreira, Paulo, Prinzie, Jeffrey
Lenguaje:	eng
Publicado:	2022
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1109/tns.2021.3132402 http://cds.cern.ch/record/2801571

Ejemplares similares

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2019)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

Radiation hard true single-phase-clock logic for high-speed circuits in 28 nm CMOS
por: Klekotko, A, et al.
Publicado: (2023)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Radiation-tolerant all-digital clock generators for HEP applications
por: Biereigel, S, et al.
Publicado: (2023)

Source Switched Charge-Pump PLLs for High-Dose Radiation Environments
por: Prinzie, Jeffrey, et al.
Publicado: (2023)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

The lpGBT PLL and CDR Architecture, Performance and SEE Robustness
por: Biereigel, Stefan, et al.
Publicado: (2020)

Optimal Physical Implementation of Radiation Tolerant High-Speed Digital Integrated Circuits in Deep-Submicron Technologies
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

Methods for clock signal characterization using FPGA resources
por: Biereigel, S, et al.
Publicado: (2020)

Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip
por: Casas, L M Jara, et al.
Publicado: (2017)

Radiation hardened CMOS integrated circuits for time-based signal processing
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Radiation tolerance study of a commercial 65 nm CMOS technology for high energy physics applications
por: Ding, Lili, et al.
Publicado: (2016)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
por: Guo, D, et al.
Publicado: (2017)

A radiation tolerant clock generator for the CMS Endcap Timing Layer readout chip
por: Sun, H., et al.
Publicado: (2021)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Radiation-Tolerant All-Digital Clock Generators for High Energy Physics
por: Biereigel, Stefan
Publicado: (2022)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Radiation Vulnerability in 65 nm CMOS I/O Transistors after Exposure to Grad Dose
por: Ding, Lili, et al.
Publicado: (2015)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

QTIA, a 2.5 or 10 Gbps 4-channel array optical receiver ASIC in a 65 nm CMOS technology
por: Sun, H., et al.
Publicado: (2021)

Design of large scale sensors in 180 nm CMOS process modified for radiation tolerance
por: Flores Sanz de Acedo, L, et al.
Publicado: (2020)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

A 2.56 GHz Radiation Hard Phase Locked Loop ASIC for High Speed Serial Communication Links
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses
por: Borghello, Giulio, et al.
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_qrl62dha50q08346hujahi2f55