Cargando…
Electronics Architecture of LHCb for Run3 and Future Upgrades
The electronics architecture of the LHCb experiment from the Run3 era onwards is defined. This covers all data processing from the detectors up to the interface to the event-builder. Building blocks for implementation are also described.
Autores principales: | Wyllie, Ken, Alessio, Federico |
---|---|
Lenguaje: | eng |
Publicado: |
2022
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2813379 |
Ejemplares similares
-
Electronics Architecture of the LHCb Upgrade
por: Wyllie, Ken, et al.
Publicado: (2013) -
An automated pipeline for continuous integration of FPGA firmware and software for the LHCb Run3 upgrade
por: Durante, Paolo, et al.
Publicado: (2019) -
The LHCb DAQ Upgrade for LHC Run3
por: Colombo, Tommaso, et al.
Publicado: (2019) -
Trigger-less readout architecture for the upgrade of the LHCb experiment at CERN
por: Alessio, F
Publicado: (2013) -
The upgrade of the LHCb RICH system for the LHC Run 3
por: Papanestis, A, et al.
Publicado: (2020)