Cargando…

System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation

At the European Organization for Nuclear Research (CERN) different sources produce ionizing radiation. This radiation needs to be monitored to protect people and the environment from effects caused by high exposure. The CERN Radiation Monitoring Electronics (CROME) are developed for this application...

Descripción completa

Detalles Bibliográficos
Autor principal: Bodingbauer, Jonas
Lenguaje:eng
Publicado: 2022
Materias:
Acceso en línea:http://cds.cern.ch/record/2815552
_version_ 1780973522889211904
author Bodingbauer, Jonas
author_facet Bodingbauer, Jonas
author_sort Bodingbauer, Jonas
collection CERN
description At the European Organization for Nuclear Research (CERN) different sources produce ionizing radiation. This radiation needs to be monitored to protect people and the environment from effects caused by high exposure. The CERN Radiation Monitoring Electronics (CROME) are developed for this application and use a heterogeneous System- on-Chip (SoC), a Zynq-7000, as its main computing device. An approach for performing system-level verification on such an SoC is shown within this thesis, which is built on a Hardware/Software Co-simulation. The simulator is created by connecting an off-the-shelf hardware simulator and QEMU, a full machine (software) emulator. Its speed is high enough to boot Linux in minutes while keeping the model close enough to real-life to enable verification. A constrained random stimulus testbench architecture, based on industry-standard Universal Verification Methodology (UVM), for interfacing both software and hardware is developed within this work. CROME features interfaces similar to Internet of Things (IoT) devices: software interacts via TCP/IP and hardware connects various sensors. The presented topology is therefore suitable for a range of other hardware as well.
id cern-2815552
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2022
record_format invenio
spelling cern-28155522022-07-12T20:29:20Zhttp://cds.cern.ch/record/2815552engBodingbauer, JonasSystem-level verification and testing of a safety-critical SoC using HW/SW Co-SimulationComputing and ComputersEngineeringAt the European Organization for Nuclear Research (CERN) different sources produce ionizing radiation. This radiation needs to be monitored to protect people and the environment from effects caused by high exposure. The CERN Radiation Monitoring Electronics (CROME) are developed for this application and use a heterogeneous System- on-Chip (SoC), a Zynq-7000, as its main computing device. An approach for performing system-level verification on such an SoC is shown within this thesis, which is built on a Hardware/Software Co-simulation. The simulator is created by connecting an off-the-shelf hardware simulator and QEMU, a full machine (software) emulator. Its speed is high enough to boot Linux in minutes while keeping the model close enough to real-life to enable verification. A constrained random stimulus testbench architecture, based on industry-standard Universal Verification Methodology (UVM), for interfacing both software and hardware is developed within this work. CROME features interfaces similar to Internet of Things (IoT) devices: software interacts via TCP/IP and hardware connects various sensors. The presented topology is therefore suitable for a range of other hardware as well.CERN-THESIS-2022-083oai:cds.cern.ch:28155522022-07-12T07:39:30Z
spellingShingle Computing and Computers
Engineering
Bodingbauer, Jonas
System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title_full System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title_fullStr System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title_full_unstemmed System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title_short System-level verification and testing of a safety-critical SoC using HW/SW Co-Simulation
title_sort system-level verification and testing of a safety-critical soc using hw/sw co-simulation
topic Computing and Computers
Engineering
url http://cds.cern.ch/record/2815552
work_keys_str_mv AT bodingbauerjonas systemlevelverificationandtestingofasafetycriticalsocusinghwswcosimulation