Cargando…
The Timepix4 analog front-end design: Lessons learnt on fundamental limits to noise and time resolution in highly segmented hybrid pixel detectors
This manuscript describes the optimization of the front-end readout electronics for high granularity hybrid pixel detectors. The theoretical study aims at minimizing the noise and jitter. The model presented here is validated with both circuit post layout simulations and measurements on the Timepix4...
Autores principales: | Ballabriga, R, Alozy, J A, Bandi, F N, Blaj, G, Campbell, M, Christodoulou, P, Coco, V, Dorda, A, Emiliani, S, Heijhoff, K, Heijne, E, Hofmann, T, Kaplon, J, Koukab, A, Kremastiotis, I, Llopart, X, Noy, M, Paterno, A, Piller, M, Sallesse, J M, Sriskaran, V, Tlustos, L, van Beuzekom, M |
---|---|
Lenguaje: | eng |
Publicado: |
2023
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1016/j.nima.2022.167489 http://cds.cern.ch/record/2839986 |
Ejemplares similares
-
Introducing Timepix2, a frame-based pixel detector readout ASIC measuring energy deposition and arrival time
por: Wong, W S, et al.
Publicado: (2020) -
New architecture for the analog front-end of Medipix4
por: Sriskaran, V, et al.
Publicado: (2020) -
Timepix4, a large area pixel detector readout chip which can be tiled on 4 sides providing sub-200 ps timestamp binning
por: Llopart, X, et al.
Publicado: (2022) -
Timing performance of the Timepix4 front-end
por: Heijhoff, K., et al.
Publicado: (2022) -
Study of low power front-ends for hybrid pixel detectors with sub-ns time tagging
por: Llopart, X, et al.
Publicado: (2019)