Cargando…
TCLink: A Fully Integrated Open Core for Timing Compensation in FPGA-Based High-Speed Links
The high luminosity expected in the second phase of the upgrades of the Large Hadron Collider (LHC phase-2 upgrades) will pose unprecedented challenges to its four experiments in terms of collisions density—also known as pile-up—per beam crossing. Disentangling the vertices of 200 simultaneous colli...
Autores principales: | Mendes, Eduardo, Baron, Sophie, Hegeman, Jeroen, Troska, Jan, Loukas, Nikitas |
---|---|
Lenguaje: | eng |
Publicado: |
2023
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/tns.2023.3240539 http://cds.cern.ch/record/2851142 |
Ejemplares similares
-
TCLink: A Timing Compensated High-Speed Optical Link for the HL-LHC experiments
por: Mendes, Eduardo Brandao De Souza, et al.
Publicado: (2020) -
DART28-FPGA implementation study for future high-speed links
por: Wanotayaroj, C, et al.
Publicado: (2023) -
The GBT-FPGA core: features and challenges
por: Barros Marin, M, et al.
Publicado: (2015) -
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
por: Xiang, Annie C, et al.
Publicado: (2009) -
Development of FPGA-based High Speed Serial Links for High Energy Physics Experiments
por: Perrella, Sabrina
Publicado: (2018)