Cargando…

Radiation hard true single-phase-clock logic for high-speed circuits in 28 nm CMOS

True Single-Phase-Clock (TSPC) dynamic logic is widely used in high-speed circuits such as high-speed SERDES (Serializer/Deserializer) and frequency dividers. TSPC flip-flops (FF) are known for their high operational speed and low power consumption, compared to static FFs. Due to the relatively high...

Descripción completa

Detalles Bibliográficos
Autores principales:	Klekotko, A, Baszczyk, M, Biereigel, S, Kulis, S, Moreira, P, Prinzie, J, Tavernier, F
Lenguaje:	eng
Publicado:	2023
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1088/1748-0221/18/02/C02068 http://cds.cern.ch/record/2862119

Ejemplares similares

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2019)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

Methods for clock signal characterization using FPGA resources
por: Biereigel, S, et al.
Publicado: (2020)

Radiation-tolerant all-digital clock generators for HEP applications
por: Biereigel, S, et al.
Publicado: (2023)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

A radiation-hard PLL for frequency multiplication with programmable input clock and phase-selectable output signals in 130 nm CMOS
por: Poltorak, K, et al.
Publicado: (2012)

An 8-channel programmable 80/160/320 Mbit/s radiation-hard phase-aligner circuit in 130-nm CMOS
por: Tavernier, F, et al.
Publicado: (2012)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

CMOS logic circuit design
por: Uyemura, John P
Publicado: (1999)

Optimal Physical Implementation of Radiation Tolerant High-Speed Digital Integrated Circuits in Deep-Submicron Technologies
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

Source Switched Charge-Pump PLLs for High-Dose Radiation Environments
por: Prinzie, Jeffrey, et al.
Publicado: (2023)

Logical effort: designing fast CMOS circuits
por: Sutherland, Ivan Edward, et al.
Publicado: (1999)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Total Ionizing Dose effects on 28nm CMOS Technology
por: Enz, Christian
Publicado: (2018)

Mechanically Flexible and High-Performance CMOS Logic Circuits
por: Honda, Wataru, et al.
Publicado: (2015)

Radiation-hard ASICs for data transmission and clock distribution in High Energy Physics
por: Moreira, Paulo, et al.
Publicado: (2023)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

Radiation hardened CMOS integrated circuits for time-based signal processing
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

High-speed bipolar phototransistors in a 180 nm CMOS process
por: Kostov, P., et al.
Publicado: (2013)

Analysis and design of cmos clocking circuits for low phase noise
por: Bae, Woorham, et al.
Publicado: (2020)

A radiation tolerant clock generator for the CMS Endcap Timing Layer readout chip
por: Sun, H., et al.
Publicado: (2021)

The lpGBT PLL and CDR Architecture, Performance and SEE Robustness
por: Biereigel, Stefan, et al.
Publicado: (2020)

CMOS-based carbon nanotube pass-transistor logic integrated circuits
por: Ding, Li, et al.
Publicado: (2012)

Low-Power CMOS circuits: technology, logic design and CAD tools
por: Piguet, Christian
Publicado: (2005)

The eCDR, a Radiation-Hard 40/80/160/320 Mbit/s CDR with internal VCO frequency calibration and 195 ps programmable phase resolution in 130 nm CMOS
por: Tavernier, Filip, et al.
Publicado: (2013)

Development of Radiation-hard Bandgap Reference and Temperature Sensor in CMOS 130 nm Technology
por: Kuczynska, Marika, et al.
Publicado: (2015)

Radiation hard DMAPS pixel sensors in 150 nm CMOS technology for operation at LHC
por: Barbero, M., et al.
Publicado: (2019)

A 10 Gb/s laser driver in 130 nm CMOS technology for high energy physics applications
por: Zhang, T, et al.
Publicado: (2015)

A radiation-hard 80-MHz clock and data recovery circuit for LHC
por: Toifl, Thomas H, et al.
Publicado: (1998)

Ultra High-Speed CMOS Circuits: Beyond 100 GHz
por: Gharavi, Sam, et al.
Publicado: (2012)

A 2.56 GHz Radiation Hard Phase Locked Loop ASIC for High Speed Serial Communication Links
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

Synthesizing genetic sequential logic circuit with clock pulse generator
por: Chuang, Chia-Hua, et al.
Publicado: (2014)

Design of terahertz cmos integrated circuits for high-speed wireless communication
por: Fujishima, Minoru, et al.
Publicado: (2019)

Review of CMOS Integrated Circuit Technologies for High-Speed Photo-Detection
por: Jeong, Gyu-Seob, et al.
Publicado: (2017)

Comparative Analyses of Phase Noise in 28 nm CMOS LC Oscillator Circuit Topologies: Hartley, Colpitts, and Common-Source Cross-Coupled Differential Pair
por: Chlis, Ilias, et al.
Publicado: (2014)

Cannot write session to /tmp/vufind_sessions/sess_lbv1oihfhae702p31fgv2f8452