FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC

FLX-182 is a PCIe card designed for the readout system of the ATLAS experiment for the High Luminosity phase of LHC starting in 2029. FLX-182 is responsible for decoding and transferring data from the front-ends into the host server memory, and receiving and distributing timing, trigger and control...

Descripción completa

Detalles Bibliográficos
Autor principal: Ilic, Nikolina
Lenguaje:eng
Publicado: 2023
Materias:
Particle Physics - Experiment
Acceso en línea:http://cds.cern.ch/record/2873569
_version_ 1780978643815628800
author Ilic, Nikolina
author_facet Ilic, Nikolina
author_sort Ilic, Nikolina
collection CERN
description FLX-182 is a PCIe card designed for the readout system of the ATLAS experiment for the High Luminosity phase of LHC starting in 2029. FLX-182 is responsible for decoding and transferring data from the front-ends into the host server memory, and receiving and distributing timing, trigger and control information. About six hundred FLX-182 will sustain 4.6 TB/s of total throughput at 1 MHz data rate. FLX-182 is equipped with a Xilinx Versal Prime VM1802 SoC, a PCIe Gen4x16 interface and can operate up to 24 optical links at 25 Gb/s. FLX-182 runs firmware capable of interfacing with all different subdetectors.
id cern-2873569
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2023
record_format invenio
spelling cern-28735692023-10-03T21:22:42Zhttp://cds.cern.ch/record/2873569engIlic, NikolinaFLX-182, the hardware platform for ATLAS readout during High Luminosity LHCParticle Physics - ExperimentFLX-182 is a PCIe card designed for the readout system of the ATLAS experiment for the High Luminosity phase of LHC starting in 2029. FLX-182 is responsible for decoding and transferring data from the front-ends into the host server memory, and receiving and distributing timing, trigger and control information. About six hundred FLX-182 will sustain 4.6 TB/s of total throughput at 1 MHz data rate. FLX-182 is equipped with a Xilinx Versal Prime VM1802 SoC, a PCIe Gen4x16 interface and can operate up to 24 optical links at 25 Gb/s. FLX-182 runs firmware capable of interfacing with all different subdetectors.ATL-DAQ-SLIDE-2023-529oai:cds.cern.ch:28735692023-10-03
spellingShingle Particle Physics - Experiment
Ilic, Nikolina
FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title_full FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title_fullStr FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title_full_unstemmed FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title_short FLX-182, the hardware platform for ATLAS readout during High Luminosity LHC
title_sort flx-182, the hardware platform for atlas readout during high luminosity lhc
topic Particle Physics - Experiment
url http://cds.cern.ch/record/2873569
work_keys_str_mv AT ilicnikolina flx182thehardwareplatformforatlasreadoutduringhighluminositylhc

Ejemplares similares