Cargando…
A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
This article presents the design of a front-end circuit for monolithic active pixel sensors (MAPSs). The circuit operates with a sensor featuring a small, low-capacitance (< 2 fF) collection electrode and is integrated into the DPTS chip, a proof-of-principle prototype of 1.5×1.5 mm including a m...
Autores principales: | Piro, F, Rinella, G Aglieri, Andronic, A, Antonelli, M, Aresti, M, Baccomi, R, Becht, P, Beolè, S, Braach, J, Buckland, M D, Buschmann, E, Camerini, P, Carnesecchi, F, Cecconi, L, Charbon, E, Contin, G, Dannheim, D, de Melo, J, Deng, W, di Mauro, A, Dimitrova Vassilev, M, Emiliani, S, Hasenbichler, J, Hillemanns, H, Hong, G H, Isakov, A, Junique, A, Kluge, A, Kotliarov, A, Křížek, F, Kugathasan, T, Lautner, L, Lemoine, C, Mager, M, Marras, D, Martinengo, P, Masciocchi, S, Menzel, M W, Munker, M, Rachevski, A, Rebane, K, Reidt, F, Russo, R, Sanna, I, Sarritzu, V, Senyukov, S, Snoeys, W, Sonneveld, J, Šuljić, M, Svihra, P, Tiltmann, N, Usai, G, van Beelen, J B, Vernieri, C, Villani, A |
---|---|
Lenguaje: | eng |
Publicado: |
2023
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/tns.2023.3299333 http://cds.cern.ch/record/2876300 |
Ejemplares similares
-
Design and readout architecture of a monolithic binary active pixel sensor in TPSCo 65 nm CMOS imaging technology
por: Cecconi, L, et al.
Publicado: (2023) -
Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023) -
Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023) -
Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022) -
Test-beam Performance Results of the FASTPIX Sub-Nanosecond CMOS Pixel Sensor Demonstrator
por: Braach, Justus, et al.
Publicado: (2023)