Cargando…

The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system

The CERN SPS and LEP PowerPC project is aimed at introducing a new generation of PowerPC VMEbus processor modules running the LynxOS real-time operating system. This new generation of front end computers using the state-of-the-art microprocessor technology will first replace the obsolete Xenix PC ba...

Descripción completa

Detalles Bibliográficos
Autor principal: Van den Eynden, M
Lenguaje:eng
Publicado: 1995
Materias:
Acceso en línea:http://cds.cern.ch/record/292759
_version_ 1780888760693555200
author Van den Eynden, M
author_facet Van den Eynden, M
author_sort Van den Eynden, M
collection CERN
description The CERN SPS and LEP PowerPC project is aimed at introducing a new generation of PowerPC VMEbus processor modules running the LynxOS real-time operating system. This new generation of front end computers using the state-of-the-art microprocessor technology will first replace the obsolete Xenix PC based systems (about 140 installations) successfully used since 1988 to control the LEP accelerator. The major issues addressed in the scope of this large scale project are the technical specification for the new PowerPC technology, the re-engineering aspects, the interfaces with other CERN wide projects, and the set up of a development environment. This project offers also support for other major SPS and LEP projects interested in the PowerPC microprocessor technology.
id cern-292759
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 1995
record_format invenio
spelling cern-2927592023-05-05T12:57:22Zhttp://cds.cern.ch/record/292759engVan den Eynden, MThe new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control systemAccelerators and Storage RingsThe CERN SPS and LEP PowerPC project is aimed at introducing a new generation of PowerPC VMEbus processor modules running the LynxOS real-time operating system. This new generation of front end computers using the state-of-the-art microprocessor technology will first replace the obsolete Xenix PC based systems (about 140 installations) successfully used since 1988 to control the LEP accelerator. The major issues addressed in the scope of this large scale project are the technical specification for the new PowerPC technology, the re-engineering aspects, the interfaces with other CERN wide projects, and the set up of a development environment. This project offers also support for other major SPS and LEP projects interested in the PowerPC microprocessor technology.CERN-SL-95-74-COoai:cds.cern.ch:2927591995-08-15
spellingShingle Accelerators and Storage Rings
Van den Eynden, M
The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title_full The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title_fullStr The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title_full_unstemmed The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title_short The new generation of PowerPC VMEbus front end computers for the CERN SPS and LEP accelerators control system
title_sort new generation of powerpc vmebus front end computers for the cern sps and lep accelerators control system
topic Accelerators and Storage Rings
url http://cds.cern.ch/record/292759
work_keys_str_mv AT vandeneyndenm thenewgenerationofpowerpcvmebusfrontendcomputersforthecernspsandlepacceleratorscontrolsystem
AT vandeneyndenm newgenerationofpowerpcvmebusfrontendcomputersforthecernspsandlepacceleratorscontrolsystem