Cargando…
Status report: embedded architectures for second-level triggering (EAST)
Autores principales: | Vermeulen, J C, Constantin, F, Gheorghe, A, Dénes, E, Ódor, G, Böck, R K, Carter, J, Krischer, Werner, McLaren, R A, Legrand, I, Renner-Hansen, J, Fisher, St, Middleton, R, Wickens, F J, Belosludtsev, B, Dörsing, V, Reinsch, A, Zuhlke, H U, Cetnar, K, Hajduk, Z, Iwanski, W, Korcyl, K, Malecki, P, Sobala, A, Nobrega, R, Green, B J, Medcalf, T, Strong, J, Wildish, A, Hughes-Jones, R E, Klefenz, F, Kugel, A, Männer, R, Noffz, K H, Zoz, R, Badier, J, Busson, P, Bitzan, P, Novák, M, Levinson, L, Sisi, M, Balke, C, Haveman, J, Lourens, W, Taal, A, Gensch, Ulrich, Leich, H, Schwendicke, U, Wegner, P |
---|---|
Lenguaje: | eng |
Publicado: |
1993
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/294218 |
Ejemplares similares
-
Programmable active memories in real time tasks: implementing data driven triggers for LHC experiments
por: Belosludtsev, D A, et al.
Publicado: (1995) -
The ENABLE Machine: A Systolic Second Level Trigger Processor for Track Finding
por: Klefenz, F, et al.
Publicado: (1992) -
Status report: embedded architectures for second-level triggering (EAST)
por: Bos, Kors, et al.
Publicado: (1992) -
EAST note 94-35: A second generation FPGA processor
por: Hogl, H, et al.
Publicado: (1994) -
Demonstrator Results Architecture "A"
por: Dörsing, V, et al.
Publicado: (1998)