Cargando…
Time memory cell VLSI and a high-speed serial interface
Autores principales: | Arai, Y, Ikeno, M, Shirasu, H, Emura, T |
---|---|
Lenguaje: | eng |
Publicado: |
1995
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/296214 |
Ejemplares similares
-
Multi-hit time-to-digital converter VLSI for high-energy physics experiments
por: Arai, Y
Publicado: (2001) -
A VME 32 ch pipeline TDC module with TMC LSIs
por: Shirasu, H, et al.
Publicado: (1995) -
Delivering VLSI chips to HEP experiments
por: Marchioro, A
Publicado: (2003) -
DIALOG and SYNC: a VLSI chip set for timing of the LHCb Muon detector
por: Cadeddu, S, et al.
Publicado: (2004) -
Development of FPGA-based High Speed Serial Links for High Energy Physics Experiments
por: Perrella, Sabrina
Publicado: (2018)