Cargando…

Development of a radiation tolerant 2.0-V standard cell library using a commercial deep submicron CMOS technology for the LHC

Detalles Bibliográficos
Autores principales:	Kloukinas, Kostas C, Faccio, F, Marchioro, A, Moreira, P
Lenguaje:	eng
Publicado:	1998
Materias:	XX
Acceso en línea:	http://cds.cern.ch/record/394353

Ejemplares similares

Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects
por: Anelli, G, et al.
Publicado: (1999)

Analog design in deep submicron CMOS processes for LHC
por: Rivetti, A, et al.
Publicado: (1999)

Deep submicron CMOS technologies for the LHC experiments
por: Jarron, Pierre, et al.
Publicado: (1999)

Submicron CMOS technologies for high energy physics and space applications
por: Anelli, G, et al.
Publicado: (2001)

SEU effects in registers and in a dual-ported static RAM designed in a 0.25 $\mu$m CMOS technology for applications in the LHC
por: Faccio, F, et al.
Publicado: (1999)

Radiation tolerance beyond 10-mrad for a pixel readout chip in standard submicron CMOS
por: Snoeys, W, et al.
Publicado: (1998)

Total dose behaviour of commercial submicron VLSI technologies at low dose rate
por: Giraldo, A, et al.
Publicado: (1997)

A configurable radiation tolerant dual-ported static RAM macro, designed in a 0.25 $\mu$m CMOS technology for applications in the LHC environment
por: Kloukinas, Kostas C, et al.
Publicado: (2002)

Total dose behavior of submicron and deep submicron CMOS technologies
por: Anelli, G, et al.
Publicado: (1997)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Single event effects in static and dynamic registers in a $0.25-\mu-m$ CMOS technology
por: Faccio, F, et al.
Publicado: (1999)

Radiation-induced edge effects in deep submicron CMOS transistors
por: Faccio, F, et al.
Publicado: (2005)

An introduction to deep submicron CMOS for vertex applications
por: Campbell, M, et al.
Publicado: (2001)

A 40 MHz clock and trigger recovery circuit for the CMS tracker fabricated in a 0.25 $\mu m$ CMOS technology and using a self calibration technique
por: Placidi, P, et al.
Publicado: (1999)

Total dose and single event effects (SEE) in a $0.25-\mu-m$ CMOS technology
por: Faccio, F, et al.
Publicado: (1999)

TID and SEU performance of a commercial 013 $\mu$ m CMOS technology
por: Hänsler, Kurt, et al.
Publicado: (2004)

Noise and speed characteristics of test transistors and charge amplifiers designed using a submicron CMOS technology
por: Santiard, Jean-Claude, et al.
Publicado: (1996)

An amplifier with AGC for the 80 Mbit/s optical receiver of the CMS digital optical link
por: Faccio, F, et al.
Publicado: (1999)

All-digital frequency synthesizer in deep-submicron CMOS
por: Staszewski, Robert Bogdan, et al.
Publicado: (2006)

Pixel readout chips in deep submicron CMOS for ALICE and LHCb tolerant to 10 mrad and beyond
por: Snoeys, W, et al.
Publicado: (2001)

Noise characterization of a 0.25 $\mu$ m CMOS technology for the LHC experiments
por: Anelli, G, et al.
Publicado: (2001)

Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS process
por: Marinho Valavicius, Priscilla
Publicado: (2021)

Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS process
por: Marinho Valavicius, Priscilla
Publicado: (2021)

Deep submicron technologies for HEP
por: Marchioro, A
Publicado: (1998)

A radiation tolerant gigabit serializer for LHC data transmission
por: Moreira, P, et al.
Publicado: (2001)

A radiation-tolerant LDO voltage regulator for HEP applications
por: Faccio, Federico, et al.
Publicado: (2005)

An 80 Mbit/s radiation-tolerant optical receiver for the CMS digital optical link
por: Faccio, F, et al.
Publicado: (2000)

Stochastic process variation in deep-submicron CMOS: circuits and algorithms
por: Zjajo, Amir
Publicado: (2014)

A pixel readout chip for 10-30 MRad in standard 0.25 mu m CMOS
por: Campbell, M, et al.
Publicado: (1999)

Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip
por: Snoeys, W, et al.
Publicado: (2000)

A 0.13 mum CMOS serializer for data and trigger optical links in particle physics experiments
por: Cervelli, Giovanni, et al.
Publicado: (2003)

Development of SEU-robust, radiation-tolerant and industry-compatible programmable logic components
por: Bonacini, S, et al.
Publicado: (2007)

Radiation Tolerant Design with 0.18-micron CMOS Technology
por: Chen, Li
Publicado: (2017)

Submicron-scale broadband polarization beam splitter using CMOS-compatible materials
por: Lai, Ming-Sheng, et al.
Publicado: (2017)

Extending a 65nm CMOS process design kit for high total ionizing dose effects
por: Nikolaou, Aristeidis, et al.
Publicado: (2018)

A 1.25 Gbit/s serializer for LHC data and trigger optical links
por: Moreira, P, et al.
Publicado: (1999)

Development of Pixel Front-End Electronics using Advanced Deep Submicron CMOS Technologies
por: Havránek, Miroslav
Publicado: (2018)

A 45 nm Stacked CMOS Image Sensor Process Technology for Submicron Pixel †
por: Takahashi, Seiji, et al.
Publicado: (2017)

The GBT-SCA, a radiation tolerant ASIC for detector control applications in SLHC experiments
por: Gabrielli, A, et al.
Publicado: (2009)

The GBT-SCA, a radiation tolerant ASIC for detector control and monitoring applications in HEP experiments
por: Caratelli, A, et al.
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_ga4tuvhvn21tes7f9sjvm0jffs