Cargando…
High Performance CISC, RISC and VLIW Processors
Autor principal: | Rao, G S |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
1992
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-1992-002.400 http://cds.cern.ch/record/400736 |
Ejemplares similares
-
Microprocessor architectures: RISC, CISC and DSP
por: Heath, Steve
Publicado: (1995) -
CISC vs RISC: Bridging the Processor ArchitectuSoftware Gap
por: Vajda, F
Publicado: (1995) -
VMEbus-based data acquisition with real-time UNIX on CISC and RISC processors: some performance measurements
por: Petersen, J, et al.
Publicado: (1992) -
A blocked implementation of level 3 BLAS for RISC processors
por: Daydé, M J, et al.
Publicado: (1996) -
Vlsi chip design with the hardware description language VERILOG: an introduction based on a large RISC processor design
por: Golze, Ulrich, et al.
Publicado: (1996)