Cargando…
VHDL: langage, modélisation, synthèse
| Autores principales: | , , , |
|---|---|
| Lenguaje: | fre |
| Publicado: |
Presses Polytechniques et Universitaires Romandes
2004
|
| Materias: | |
| Acceso en línea: | http://cds.cern.ch/record/404174 |
| _version_ | 1780894295142694912 |
|---|---|
| author | Airiau, Roland Bergé, Jean Michel Olive, Vincent Rouillard, Jacques |
| author_facet | Airiau, Roland Bergé, Jean Michel Olive, Vincent Rouillard, Jacques |
| author_sort | Airiau, Roland |
| collection | CERN |
| id | cern-404174 |
| institution | Organización Europea para la Investigación Nuclear |
| language | fre |
| publishDate | 2004 |
| publisher | Presses Polytechniques et Universitaires Romandes |
| record_format | invenio |
| spelling | cern-4041742021-04-22T03:15:07Zhttp://cds.cern.ch/record/404174freAiriau, RolandBergé, Jean MichelOlive, VincentRouillard, JacquesVHDL: langage, modélisation, synthèseComputing and ComputersPresses Polytechniques et Universitaires Romandesoai:cds.cern.ch:4041742004 |
| spellingShingle | Computing and Computers Airiau, Roland Bergé, Jean Michel Olive, Vincent Rouillard, Jacques VHDL: langage, modélisation, synthèse |
| title | VHDL: langage, modélisation, synthèse |
| title_full | VHDL: langage, modélisation, synthèse |
| title_fullStr | VHDL: langage, modélisation, synthèse |
| title_full_unstemmed | VHDL: langage, modélisation, synthèse |
| title_short | VHDL: langage, modélisation, synthèse |
| title_sort | vhdl: langage, modélisation, synthèse |
| topic | Computing and Computers |
| url | http://cds.cern.ch/record/404174 |
| work_keys_str_mv | AT airiauroland vhdllangagemodelisationsynthese AT bergejeanmichel vhdllangagemodelisationsynthese AT olivevincent vhdllangagemodelisationsynthese AT rouillardjacques vhdllangagemodelisationsynthese |