Cargando…
A mixed signal data receiver/clock synchronizer ASIC for analog front end chips in LHC experiments
Autores principales: | Posch, C, Toifl, Thomas H |
---|---|
Lenguaje: | eng |
Publicado: |
1998
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/405068 |
Ejemplares similares
-
A 4-channels rad-hard delay generator ASIC with 1-ns minimum time step for LHC experiments
por: Toifl, Thomas H, et al.
Publicado: (1998) -
A radiation-hard 80-MHz clock and data recovery circuit for LHC
por: Toifl, Thomas H, et al.
Publicado: (1998) -
The read-out electronics boards contain ASICs (ALABUF and ALCAPONE) to condition and buffer the analog signals and to control the front-end chips (HAL25).
por: Nooren, G.
Publicado: (2004) -
Design of analog front-ends for the RD53 demonstrator chip
por: Gaioni, L, et al.
Publicado: (2017) -
Analog front-end characterization of the RD53A chip
por: Emriskova, Natalia
Publicado: (2019)