A radiation-hard 80-MHz clock and data recovery circuit for LHC

Ejemplares similares

• A mixed signal data receiver/clock synchronizer ASIC for analog front end chips in LHC experiments
  por: Posch, C, et al.
  Publicado: (1998)
• A 4-channels rad-hard delay generator ASIC with 1-ns minimum time step for LHC experiments
  por: Toifl, Thomas H, et al.
  Publicado: (1998)
• A 40 MHz clock and trigger recovery circuit for the CMS tracker fabricated in a 0.25 $\mu m$ CMOS technology and using a self calibration technique
  por: Placidi, P, et al.
  Publicado: (1999)
• An integrated laser driver array for analogue data transmission in the LHC experiments
  por: Marchioro, A, et al.
  Publicado: (1997)
• A radiation tolerant gigabit serializer for LHC data transmission
  por: Moreira, P, et al.
  Publicado: (2001)